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1 INTRODUCTION 
1.1 Motivation 
The advent of information age has brought enormous demands for storing, transmit­
ting and processing digital cUita. An example is that the explosive growth in both 
personal computer and Internet has been fueled by high density iiard disk storage 
unit. .All these applications heavily depend on the ability in high speed signal pro­
cessing. This trend has led to the rapid ch'velopment in computation capability of 
modern Digital-Signal-Processing {DSl-'). This development has pushed the bottleneck 
of signal-processing path towards the analog front end. Therefore, the implementation 
of the interface betwe«>n the analog world and the digital world to fully utilizj- the poten­
tial of DSP has become a major challenge in today's integrated circuit design. I'hese 
inl«'grated circuits involve mix<'d-signal designs that comijine analog and digital parts. 
They aim to achieve high speed and high reliability at low cost. 
In this dissertation, two topics that represent the trend in high speed circuit de­
sign have been chosen to demonstrate the d«'sign strategy of using mi.xed-signal design 
techniques to improve circuit performance. The first topic is the design and implementa­
tion of a mi.xed-signal ecjualizi'r for disk drive read channels. Experimental results have 
demonstrated the effectiveness of this mi.xed-signal architecture in aciiieving high speed 
and low power dissipation without using more advanced fabrication processes. The sec­
ond part of the dissertation focuses on the calibration of a time-interleaved ADCs. Two 
calibration algorithms are proposed to calibrate two major non-ideal effects that limit 
the performance of such converters. 
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1.1.1 Mixud-Sigiial Equalizer for Disk Drive Read Channel 
Magnclic disk storage system sets a good example of modern teclinology that com­
bines precise mechanical and electronic systems. From digital storage devices in the 
l})60"s with a few Kilobytes to present hard disk drive with ten's of (iigabytes capacity, 
magnetic disk storage has be«Mi one of the fastest growing baseband signal processing 
applications. The price per unit data has been dropping dramatically during the past 
decade due to improvements in sigiuil processing technology. 
rhe principle of digital magnetic storage is to use two directions of magnetic flux 
to store binary codes (cither "T or "0') on a magnetic film. I"he nuiterial used to store 
the data can remain nuignetized after the applied magnetic field is r<'moV('d. in ord«'r 
to record the data, the digital signal controls the polarity of the current in the coil of 
the write ln'ad. llu' writing current in»luc«'s a magnetic flnx in the s|)inning disk with 
a certain direction corresponding to the polarity of the current. During the read out 
procedure, the ilux is sensetl aiul converted back intodigHal signal. The spacing between 
the magnetic fluxes in the spinning disk determines the density of the storage device. 
During the entire write/read process, errors are inevitable. However the requirement of 
magnetic storage is to achieve high capacity and fast read out speed with low FSit-Error-
Uate or BER. 
The block diagram of the disk storage system is shown in f igure 1.1. The digital 
data will first be encoded to reduce the probability of error during tlu' read out pro­
cess. This encoding is usually done in digital domain. The encoded data is recorded 
onto the magnetic film using the read/write head. Compared to writing, the read out 
procedure encounters many obstacles. First of all. the output voltage that is sensed 
by the read/write iiead is usually a rather weak signal. Secondly, temperature change, 
environmental variation and disk film rotation errors during writing lead to the increase 
in the probability of read out errors. The third problem is cross talk between symbols 
when the storage density increases. This cross talk is usually referred to as Inter-Symbol-
Interferc'iia' (/>'/). All of tlinii (ItHoriorato the cjuality of tho rc-acl out signal and increase 
the probability of error, ('onsequeiitly the signal ha.s to go through neces.sary signal pro­
cessing before going to the detector. Figure 1.1 shows the analog-front-end circuit. .An 
etjualizer is added before the digital detector as well. The analog-front-end is usually 
composed of signal magnitude control unit (.ACIC) and low-pass pre-hlters operating 
in the analog domain, fhc equalizer is used for compensating chaiine! di;-tortion and 
can be impleniented with a pure analog. tni.\'<'(i-signal or pun* digital approach depend­
ing on dilferent design considerations. .After the equalizer, all the blocks are usually 
implemented in the digital domain. 
DITIGAL DOMAIN ANALOG DOMAIN 
USER 
DATA r(t) 
DIGITAL DOMAIN 
USER 
DATA r(t) Rate 8/9 
Decoder 
zni 
Rate 8/9 
Encoder 
Detector Equalizer Analog 
Frong-end 
Magnetic Media 
(bn} is digital signal r(t) is continuous time signal (bn) is recovered digital signal 
{l)n} is digital signal zn(t) is discrete time signal 
{an} is digital signal {yn |  is digital signal 
Figure 1.1 .Model of Disk Storage System 
From the above discussion, the nii.xed-signal characteristics of the disk storage system 
are obvious. Furthermore, the equalizer plays an important role in the mixed-signal 
processing presented in this system. The motivation of this work is to explore a new 
mixed signal equalizer that has the potential of achieving high speed and low power 
dissipation for a given fabrication process. Two prototype chips were designed and 
fabricated using HP 0.5/im CMOS process. Experimental results show that the proposed 
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inixctl-sigiial progratninable F/R type equalizer is capable of operating at a speed up to 
i}60 MHz. This is mainly attributed to a new mi.xed-signal multiplier that simplifies the 
circuit design and thus enables high speed and low power consumption. Compared with 
the prior art, this work demonstrates that besides using better fabrication proc<?sses, a 
good circuit design has significant potential in improving the overall performance. 
1.1.2 Calibration of Aiialog-to-Digital Converter 
In many mi.xed-signal systems, an .-\nalog-to-Digital Converter acts as a direct in­
terface between the analog world and the digital world. It performs a conversion that 
provides the digital representation of an analog signal. Usually the resolution (number 
of bits used to represent the analog signal) and the conversion speed are the two major 
specifications of an ADC. For the application of disk drive read channels, very high 
speed (> ^)OOMSPS) and low resolution (~ {ibits] are recjuired. In contrast, in audio or 
instrumentation system, low speed (tens of h'SPS range) and extremely high resolution 
(> 'lObit.'i) are necessary. The fast developing wireless communication requires both high 
speed (> ^OMSPS) and high resolution (> ['lbit:i) with large dynamic range. This kind 
of system poses a great challenge to ADC design. The second part of this dissertation 
focuses on A DCs that fall under the third category. 
The most popular choice of implementing such high speed and high resolution ADC 
is to use pipelined structure, which can generate the digital output with resolution in 
the range of 10bits~I-lbits and a conversion rate of > lOMSPS. .Another choice to 
achieve this high-speed requirement is to operate several .IDC's with the same structure 
in parallel. This kind of structure is called Time-Interleaved ADC [1]. By sending the 
input signal into different sub-converters, which are called channels in this dissertation, 
the combined conversion speed can be higher than that of any single sub-converter. 
Nonetheless, there is one problem inherent in time?-interleaved .-IDC's: channel mis­
match. Even though this structure has been proposed for many years, applications are 
limited because of the difficulty in solving this problem. Generally, there are two major 
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catogories of channel mismatch: (1) Device mismatch. Tliis inchicles geometric errors in 
size, shape, etc. in passive devices such as capacitors or active devices such as transistors. 
These errors may affect the overall channel characteristic. .Mismatches between channels 
such as  gain errors  and offset  errors  may occur .  (2)  Timing mismatch.  .An ideal  ADC 
is supposed to sample the input at eveidy distributeil sampling instants. However, in 
the multi chinuie! ciLse, the clock pha«e« for different '•hann«'l« will h«v<' iioii-z«>ro skew, 
which will further induce distortion. This is an important source of errors that luus not 
been effectively addressed. 
The second part of this work concentrates on the calibration of these two errors in 
time-interleaved ADC's. In dealing with the first mismatch problem, a channel rantlom-
ization method is proposed as a supplement to existing methods. For liming errors, a 
digital backgroimd calil)ration algurithni l)a.sed on interpolation is proposed. A rigorous 
analysis on the unicpie issue of timing error effects is given. A theoretical analysis on 
the proposed method is also presented. 
1.2 Dissertation Organization 
Based on the above discussion, the whole dissertation is divided into two parts. Chap­
ter 2 to Chapter 1 focus on the new mi.xed-signal equalizer. Chapter i to 7 are t!ie .second 
part focusing on the calibration of time-interleaved A/D Converter. 
Chapter 2 introduces the ba.sics of magnetic storage and the corresponding detection 
methods. It also introduces a commonly adopted adaptation algorithm for the equalizer. 
Chapter 3 discusses the implementation details of Finite-hnpulse-liesponse { F l l i )  
based equalizer in disk drive read channel. Two equalizers are designed and fabricated 
using a 0.5/im CMOS technology. The focus of this chapter is a newly developed mixed 
signal multiplier. This chapter explains how this multiplier is essential to the whole 
system to achieve high speed and low power dissipation. 
Chapter 4 provides the experimental results of the prototype chips. The tested per-
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forinaiice demonstrates the proposed implementation techniques. 
Chapter o presents the background of .ADC's. Emphasis is put on the time-interleaved 
structure, especially its potential and its limitation. 
Chapter (i discusses the issues of timing errors in Time-interleaved structure. .\ 
calibration method that successfully reduces the timing error effects is proposed. Since 
it is a digital signal proce-^sing terhnifi'i ' ' . no major 'hanger; in the analoe circuits are 
required. Since it is also a background process, it does not disturb the main conversion 
process. I'lierefore calil>ration at real time can be achieved. 
Chapter 7 discusses the issue of device mismatch etfects. especially the gain and olfset 
mismatches in time-interleaved ADC. .\ new method based on randomization is applied 
to enhance tiie dynamic performance of such converti-r. 
Finally in Chapter 8. summary and conclusions of this PhD work ar«' presented. 
2 DISK DRIVE READ CHANNEL 
2.1 Introduction 
As inlroduct'cl in ('haptt-r 1. tlu' steady iniprovcineiil in llu' int'flianical fabrication 
as well as the advances in signal pruci-ssing tecbnulogy iniprov*- the magnetic storage 
system to have high storage capacity while at a rather low cost. I bis chapter provides 
an introduction to the signal processing technitiues in this system, especially the read 
out process. 
in this ilissertation. all the signal processing on the signal sen.sed by the read/write 
lu'ad from the magnetic media is referreil to as the drii'i nad chufuid, or in short 
rtad ell  (111 t i t  I.  
In the following sections, a tpiick review of disk storage technology is given lirst. Then 
the evolution of det»»ction method is discussed. Finally the role of «>qualization in the 
read out process is introduced. 
2.2 Overview of Magnetic Storage 
The mechanism behind magnetic storage is that when a magnetic field is applied to 
the storage material, the material is able to retain the applied field even after the writing 
process is finished. It means that the information can be stored permanently unless a 
new writing process is performed. 
On the magnetic film, binary data "l" or "0" can be distinguished as the transition 
of the orientation of the magnetic field. To explain this in more detail, if the data is "P, 
the magnetic flux is changed to the opposite orientation, and if the data is "0". there is 
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no change. The change in the magnetic Ihix from one orientation to the other is called 
a transition. "1" or "0" is thus stored by the presence or absence of a transition. This 
type of coiling scheme is called SIIZI - Xoii-Htluru-lo-Zi ro-lnvt rt-oti-"!". Since the 
disk is in motion, the change of magnetic flu.x from one direction to the other induces 
a voltage on the terminal of the read/write head during read out. .As will be e.xplained 
' 'hortly. the detectif>!i of thi-^ transition ittvn|vi'>j a lot of signal processing. Figure "2.1 
illustrates how the user data is written on to the media and the appearance of the signal 
during read back. 
Read/Write 
Head 
Media 
Rux 
0 I 0 I 1 
DATA 
writing 
current 
Read 
Out 
ISI occurs if too close 
T is the writing period. Every T moments, a bit is written. 
Figure 2.1 Read/Write Procedure 
It can be observed that the disk drive read out signal from inductive head has a DC 
mdl since the induced voltage only responds to the magnetic flux changes. In addition, 
the frequency response of the channel deteriorates at high frequency. Therefore the disk 
drive channel has a band-pass response. 
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Tlif (lata storage capacity can be increased by decreasing the spacing between tran­
sitions. This can be done in two ways. The first is to improve the read/write head 
by reducing tlie head gap size. However, this method is reaching its limit now[2]. Tlie 
second method is to increase the disk rotation speed. Correspondingly, the system 
read/write clock needs to be increased. Modern hard disk rotation speed has increased 
from iUlfld rpm to T'iflO rpm and over lO.OUO rpin while the read/write clock is reaching 
300 .MHz. .As long as the size of one storage cell is larger than the minimum allowable 
magnetic fragment, the density can be itiiproved along with tlie speed. The practical 
limitation lies on the achievable distance from the read/write head to the surface and 
the size of a magnetic particle. 
(lenorally speaking, a disk storage system is composed of the magnetic media and 
the read/write head with pre-coding block on the write side, and the pre-amplifying. 
pre-liltering, eciualization. decoding, etc. on the read side. Figure 2.2 shows the model 
of a disk tlrive read channel model illustrating the above blocks. For simplicity, only the 
major data path is listed. The functions of the above blocks are e.xplained as follows: 
Input 
Data 
Output 
Data 
Magnetic 
Media Reading 
Decoding Detecting 
Read/Write 
Head 
Pre-processing 
Equalization 
Figure 2.2 Data Path of Disk Storage System 
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Pre-coclor: 
Magiu'tic iiu'dia: 
Ilfad/writi' head: 
Prc'-aiiiplilier: 
Prc-filter: 
Equalizer: 
Detector: 
Decoder: 
Encodes the user data acconling to certain algorithm to 
ensure smooth write and read process. An example is 
that contiimous zt ron and ofit.s should be avoided. 
It includes multiple disks covered with magnetic materials. 
riiese disks rotate at a constant speed during normal 
operation. 
Interface between the magnetic media and the outside 
circuits, it uses non-contact method to interact with tlie 
magnetic media. It has small gap for leaking a controlled 
magnetic llu.x onto the media to magnetize the niaterial. 
During writing, the direction of the current going through the 
heat! is controlled t)y tiie write data. During reading, the 
induced voltage will apjjear on its terminal. 
.Amplilies the read out signal to a certain range that is 
easier for the later circuit to process. This is usually 
composed of an .Auto-Gain-C'ontrol amplifier. Phe general 
requirement is low noise. 
Low-pass continuous-time lilter acts as anti-alias filter to 
get rid of high-frequency noise. 
Shapes the read out signal to a certain form for better detection. 
It compensates the channel distortion. It is very important 
and directly affects probability of errors on the read out signal. 
Detects the symbol value according to the equalized signal. 
The output is still encoded. 
Decodes the symbol to recover the user data. It reverses the 
process of data pre-coding when writing the data on the media. 
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2.3 Detection Methods 
Detection tnethocl refers to the way to detect a symbol after the prt'-ainplifying an<l 
pre-liltering. A symbol refers to a pulse or voltage level that can be clearly identified by 
the detector. In this s«'ctioii. different detection methods are discussed. 
When the storage density is relatively low. the distance between read out pulses 
is fairly large. Hence the detection method can be relatively simple. However, as the 
density keeps increasing, the distance between symbols becomes smaller and smaller. .\s 
seen clearly from tigine 2.1, when two written pulses are close enough to have overlapped 
read out signals, IS I occurs. IS! not only changes the amplitude of consecutive read 
out pulses, but also shifts the positiotis of their peaks. .More complex detection methotls 
must be used in dealing with the ISI problem. 
2.3,1 Peak dotcctitiii 
.As introduced in the previous section, binary data are record«'il as the presence and 
absence of magnetic flu.x transitions. The transition from one direction to the other is 
sen.sed as a single voltage pulse by the read/write heacl. W hen the disk drive density is 
not very higii. a straightforward method is derived by •searching" the peak of the reail 
back signal to determine if a pulse has been read or not. ICither positive or negative 
pulse is decoded as "l" and no pulse as "0". This is called Ptak Dtttction. This method 
provided satisfactory results in early hard disk drive systems. 
To find out the position of the peak, a peak detector is used, it differentiates the read 
out signal with respect to time. The derivative equals to zero at the peak position. .\ 
simple zero-crossing test or a comparator can be used to detect this zero value. Figure 
2.."} illustrates a single pulse and the derivative of the pulse. In order to avoid the 
influence of noise, certain kinds of threshold monitoring should be used to accurately 
locate the peak position. .After a peak is detected, a signal of 'T is sent to the output. 
Since there is no timing information in the read out signal, everything is then associated 
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with the disk rotation speed. A separate clock generator is used to synchronize the speed 
with tlie reati out signal. I'herefore. by accurately aligning the read out derivative and 
the pulse, correct data can be obtained. On the other liand. if the derivative can not 
be placed correctly across the pulse, an error is generated. 1 his usually happ«'ns when 
there are coritiiuious "O's, i.e. when no transition happens for a long periods of time. 
Since the detector has to recover the timing for synchronization, long period of time 
without any transition will make the clock generator "lose lock". This appears to be a 
common problem for other methods too. Therefore a special coding scheme use-d in the 
pre-coding block to prevent this [.]]. 
2.3.2 Satiipliiig dctcctiuti 
When the disk storage density increases, as can be seen from Figure 2.-1. two adjacent 
pulses will have large interference. This has two effects. First it reduces the peak level, 
second it causes shifting of the peak. Under these circumstances, the peak detection 
cannot detect the two peaks correctly. When the storage density increases even further. 
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it is impossible for the peatc detection method to find the data pulse. .As an evolution 
of this, anotiier method is introduced to overcome this problem. 
Instead of looking for single transition position like in the peak detection, more infor­
mation can be captured when a continuous time signal is used. In order to process this 
signal, a track-and-hold method called as Sainpliny dtltvlion is used. The idea behind 
this is that if the sampling rati' is higher than the data recordinil rate, everv transi­
tion pulse will have more than one sami^le. Even if the symbol shifts from its original 
positiun. sampling detection can still capture its shape. Kven though the ISl may still 
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Figure 2.-1 Inter-Symbol-Interference CJenerated by Fwo .Xdjacent 
Pulses 
exist, the effects of I S l  can be reduced or eliminated after using proper equalization 
methods with the help of known relationships between different pulses. To do the sam­
pling, an analog approach does the processing in a discrete-time manner, while a digital 
domain method is to use a very high speed but moderate resolution analog-to-digital 
converter to sample the signal and convert the signal into digital form. The current level 
of hard disk drive requires a very high performance AjD converter with a speed of > 
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o()0.V/5P5'. Phis is still a very challetiging topic. There are two niain approaches in the 
sampling deloction category: the PRM L system with partial response signaling and the 
DFE system. 
2.3.2.1 Partial ruspotist> system 
A |)opular way of doing the detection under the condition of highly packed sytubois is 
Partial Response {FR) method [-1]. Partial response method will improve the read back 
signal for an easier detection before the signal is sent to the detector. It is usually com­
bined with .Maximum-Likelihood detection (PRMI.) to further improve the detection 
effectiveness [.5. G]. 
Partial Response method is one of the "sampling detection' method that the detector 
works on the sampled data from the read back signal. The idea of partial response is that 
by intentionally shaping the pulse with a known polynomial, the I SI will have a known 
f o r m  f o r  a  g i v e n  d a t a  s e q u e n c e .  T h e  . M a . \ i m u m - L i k e l i h o o < l - S e q u e n c e - D e t e c t o r  ( M L S D )  
takes the sampled values to determine which data sequence best matches the sampled 
values. This data sequence becomes the detected data sequence. .Xn efficient technique to 
implement the ma.ximum likelihood detector is the \'itt7-bi detector. Combining Partial 
Response with .Ma.ximum-Likelihood detection enables great improvement in disk drive 
read detection. Hence the method is usually referred to as PRML. .Almost every modern 
disk drive adopts this method. Several most commonly used partial response functions 
are [7]: 
P R \  : P(D) = 1 -
E P R \ :  P ( D )  =  \  +  D -  D ' -
E^PRA : P{D) = \^2D- ID' '  -  D' (2.1) 
where D represents unit delay. Figure 2.0 gives the performances of these three functions 
in frequency domain. As can be observed from the frequency response, the partial 
response signaling tries to boost the middle frequency range. Recall that the disk drive 
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read channel has a band pass response, therefore partial response is very suitable for this 
type of system. The extra benefit from partial response function is that high frequency 
noise will not be amplified since differentiation, which amplifies high frequency noise, is 
not required in this technique. 
In ortU'r to allow the inaxiinuni likelihood detector to detect the most possible se­
quence. an ((lualiztr is needed before the detector. It can Ix- in the form of fixed coeffi­
cients or programmable /•'/R filter or an Adnptict Eqimlizfr [o][S]. .An adaptive equalizer 
is usually a linear system, usually in the form of FIR (Finite Impulse Response) filter 
with adaptable coefficients. With adaptive signal processing, correct equalization can 
be achieved despite channel variation and signal variation. 
2.3.2.2 DFE system 
•Another sampling detection method is through Decision Feedback Equalization {DFE) 
[4, 9, 10, II, 12]. In a partial response system, ISI still exists but with a controlled 
amount. The sampled values are detected by the maximum likelihood detector. In con-
Ptitltl Rmpokm ClwniMl Rmpcmu* 
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trust, tlu- DFE system consists of a syinbol-by-synibol detector and two equalizers -
Forward equalizer and Fttdback equalizer. Both equalizers can be implemented in tlie 
form of FIR filters. The symbol-by-symbol detector makes the decision and sends to 
the Feedback equalizer that reverses the partial respon.se made by the encoder. Since 
noi.se and other distortions may occur when the signal is read back from the magnetic 
media, uilaptation on the eqiuiii/t 'i 's i.-^ required [-1]. 
3.3.3 Other iiic^thuil.s 
There are still other methods for disk drive read channel detection, such as a Fi.xed 
Delay Tree .S<'areh method which is e.xplained in [13]. 
2.4 Signal Equalization 
.As introduci'tl in tlu' previous section, etpialization must be performed to deal with 
I SI. Depentling on the detection method, the target functions are different from each 
other. This section briefly e.xplains two generally used equalize- forms. 
2.4.1 CuiitiiiuouM tiinu eqiiali/er 
Continuous time equalizer consists of a cascade of </„, — f  bicjuads [2][l l]. I he 
weighted sum from the first order derivatives of their output implements the poles and 
zeros of the ec[ualizer. Usually the position of the poles/zeros can be designed indepen­
dently. In doing so, the desired function can be implemented. Continuous-time filter 
can al.so be used for pre-filtering. 
The advantage of these </„, — C biquads is that they are very compact and the con­
structed equalizer is very small. The formation of the equalizer is also very easy to 
achieve by just cascading the biquads. However, it may not be easy to adjust after the 
circuit has been fabricated. Nonetheless, adaptive continuous-time filters are described 
in [15] and [16]. The use of a off-chip components limits their operation to very low fre­
quency. In a more recent publication, a. gm — C ladder structure can be implemented that 
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can have adjustable zeros by adjusting the weighted sum of the state variables. How­
ever. the frequency response of the transconductors must be much higher than the signal 
frequency. Therefore, an advanced fabrication process may be r<'quir«'d to implement 
this structure [17]. 
2.4.2 Di.screte time equaii7,ei-
I'nlike continuous time equalizer, the transfer function of discrete time e(|ualizer can 
be easily adjusted. I he input analog signal is lirst converted into either discrete analog 
signal or digital signal, then piussed through a FIR filter as an ecpializer. I 'he term 
etiualizer can thus be applied to /•"/H filter as well. 
I 'he function of equalizer is formed by arranging the positions of "zeros' of thi* F l H  
filter. The advantage of the discrete-time /•'///equalizer is that a well known adaptation 
algorithm-A.l/.y algorithm, can be used to adjust the filter coefficients. Due to the 
finite impulse response nature, more filter taps are usually needed to achieve a desired 
function than the continuous-time counterpart. Therefore the hardware of a discrete-
time equalizer is more complicated than a contiiuious-time ecpializer. However, as will 
be shown in this work, by appropriately combining the analog circuitry and digital 
circuitry, the final implementation can still be efficient. This dissertation will emphasize 
on a mi.X'ed-signal equalizer system design based on discrete time filter. 
2.5 L M S  Adaptation Algorithm 
LMS (I .east-.Mean-Square) algorithm is a widely used adaptation algorithm for FIR 
f i l t e r .  I t  p r o v i d e s  r o b u s t  c o n v e r g e n c e  w i t h  s i m p l e  h a r d w a r e  i m p l e m e n t a t i o n .  . \  F I R  
Klter can be written as; 
U i k )  =  ^  -  j ) W l j ]  (->.2) 
j=0 
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where II [J]'s arc the tilter coefhcients and x ( k  —  j )  is the sampled input signal. The 
LMS updating ec|uation for the tilter coefficients can be expressed as; 
= llfcUl + •^• i 'kC-rk (-••J) 
while \\\. is the coefhcient weight at time A-. is input signal at time k\ irvh is the 
error siunal corresponding to the time k\ and is the step size that trades off between 
the accuracy of etjualizer and tracking ability. To ensure stability of the adaptation 
algorithm, i  can be set to less than the signal power times tin' mimber of taps and is 
usually far U'ss than 1. The error signal can be written as: 
-  y(^-) (-- l) 
When PR signaling is used, the ideal output values are finite discrete levels. I 'he errors 
are calculatocl by subtracting the input signal to th«' detector from the output of the 
detector. 
•A simplified I.MS algoritlini can b<' written as: 
which is also called "sign-sign" algorithm becau.se it uses signal's polarity to determine 
the updating directions of the filter coefficients. Kach updating is either '  + 1' or "-1". 
This provides a much easier implementation by elindnating complicated multiplication. 
Figure 2.6 gives an e.xample with the ideal output level values equal to '  + 1'. "0". *-
r. The principle is straightforward. First the output is compared with live different 
thresholds to determine which symbol it belongs to or closest to and whether it is higher 
or lower than one of the three ideal levels. While the output level is btloic an ideal level, 
the coefficient should ina-ta^t to compensate for it. and vice versa. The adaptation 
algorithm used in this dissertation is based on the above sigti-sigu LMS algorithm. In 
the following chapters, the block to determine where the output signal lies relative to 
the multi-level thresholds is called a 'slicer'. 
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2.6 Summary 
This chapter reviews the basics of disk storage systems. The goal is to explain the 
necessity of using e>qualizer in the disk read out channel signal processing. F'artial re­
sponse signaling is assumed to be used in this dissertation. When designing an adaptive 
system. — [.MS algorithm will be used to perform the updating of filter coefficients. 
Ideal Ltv«l •! — — 
error* • 
Level 0*S 
error* • 
Ideal Level 0 — — 
errof* • 
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3 MIXED-SIGNAL EQUALIZER IMPLEMENTATION 
3.1 Introduction 
fia.st»d on tlio iiitrodiic-tioii of Disk Drive Read Channel in Chapter 2. discrete lime 
mixed-signal implementation is chosen to realize the equalization block. There are two 
designs implemented in this work. I he first one is a programmable FIR equalizer and 
the other one is an .Adaptive Equalizer. The major difference between them is that 
the adaptive etjualizer has detecting and updating circuits. The coeflicients in adaptive 
ecpializer are adjusted by — LMS algorithm, which is introduced in Chapl<'r 2. 
Since both designs art '  programmable, they can be u.sed to realize difFerent types of 
transfer functions. Thus the designs are not limiteil to disk drive read channel e(iualiza-
tion. The reason to choose this specific application is that the disk drive read channel 
re(iuires relatively less number of fdter taps. Phe main goal of these two designs is 
to demonstrate the effectiv<'ness of the proposed mi.ved-signal multiplier, which is the 
essential part to achieve high speed and low power etjualizer design. 
This chapter describes the detail implementation of these two designs. It starts from 
the architecture selection followed by the top-level simulation and the circuit design. 
3.2 Equalizer System 
During read out of data from the magnetic media, there are many ways to do the 
signal processing after the analog front end. Shown in Figure 3.1 are several commonly 
adopted methods. The major concerns of choosing different structures are hardware 
cost, and feasibility. 
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Figure ;J.l Block Diagram of Disk Read Out Channel, a) Digi­
tal conversion approach, b) Analog approach and c) 
Mixed-signal approach 
Form a) uses a high spee'd Analog-to-Digilal converter followed the analog front end 
to convert input signal into digital tlomain [19. 20]. High speeil operation is required 
for the ADC and the digital filter to guarantee capturing of all the information from 
the read out signal. I 'sually a 6-bit ADC is enough [2]. .Nonetheless the design of 
bucli  ADC is  challenging because i ts  operating speed is required to be above ' iQQMSPS 
and it  is  required to maintain the dynamic range of about 5 bits up to the S'yquist 
rate. Right now. read channel A DCs with speed up to 800 MS PS have beeti reported 
[21. 22, 23. 2-1. 25. 26]. .\fter this ADC. the equalization is done in digital domain. In 
this approach, the equalizer occupies large area because of the digital multipliers used 
in the equalizer. 
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For the second approacli. the equalizer is designetl in continuous-time analog form 
w h i c h  u s e s  a  s i n g l e  c o n t i n u o u s - t i n i e  e c i u a l i z e r  a f t e r  t h e  a u t o m a t i c  g a i n  c o n t r o l  ( A C i C )  
circuit [2. 17]. After the analog equalization, the signal is sam[)led into discrete form by 
Ijassing through an analog-to-digital converter to do further detection. The analog-to-
digital converter will have less re<iuireiiient compared to the one used in the lirst method 
[2]. This design approach aiin^ at liigli <pe«>d and I'hv powiT dissipation. However, 
the design of the analog eijiializer is clilficult. Coeilicients storage and updating may 
poses other challenges when adaptation is needed since the coefficients usually cannot 
be adjusted using simple adaption algorithm. 
In the third approach, the analog front end is followed by a nii.xed-signal filter which 
ec|ualizes the signal. The eqiializ»'r here is based on a digital filter structure, but the 
computation is done in rni.xi'd signal mode. i.e. the analog signal is multiplied clirectly 
with digital coefficients. Since it outputs an etpialized analog signal, the requirement for 
the ADC is nmch rela.xed. A simple "slicer". or an ADC with low resolution, can be used 
instead of multiple bit .l/JCs used in the above two approaches. Furthermore, since this 
approach eliminates the digital multiplier th.at occupies very large area, the whole design 
can be compact and fast. .Additional advantage comes from the digital filter structure. 
It is relatively easier to e.xtend its application by loading new coefficients. This idea 
stimulates the development of the prototype circuit in this dissertation. 
.Among all these methods, the detector followed the digital filter in the first approach 
or the A DCs of the second and the third approach is always implemented in low cost 
digital domain for its Finite-State-Machine nature [.'il. .Nonetheless, analog detector is 
also possible [IS]. 
3.2.1 F I R  structure 
Most equalizers have tiie form of a F I R  filter. The first step to implement such 
equalization system is to design the FIR core. T here are several ways to implement a 
FlR filter and the basic components are multiplier and adder as well as the delay unit. 
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By looking at tiio F I R  expression sliown in Ecination (•3.1). 
y=0 
the latest sample x { k )  is always multiplied with the lirst coellicient H [U]. so on and so 
forth. Dilferent ways to implement a I ' IR circuit is shown in Figure ij. 'i. I he structure 
X(nl Xl i iM-^2) X(n-M+1) 
iS/H 
f  » • / / /  
0 
S/f/ i  iS/N S/H 
X(n-kj  X(n) 
I 
I 
Figure "J F I R  Structure Diagram, a) Direct form b) Circu-
lar-buffer Form 
in a) is a direct form implementation of the above equation [27]. Every new input sample 
is delayed through a delay line. r~' represents the delay element. In the case of mi.xed-
signal design, this delay element is an analog delay cell. M latest samples are nmltiplied 
with the corresponding filter coefficients. The final output is the summation of these 
products. Notice that only the samples are delayed, the coefficients are stationary. Case 
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b) is a circular buffer version of the F I R  filter [29. 30. 31. 32]. Instead of using the 
delay line, it uses multiples of ^'///s to sample the input signal at different moments. 
The sampling phases are non-overlapping and appear once every M cycles. The sample 
is preserved for M cycles for computing the output utitil it is updatefl. Since the latest 
sample has to multiply with coefficient two methods can be used to realize this. 
The first is to use an analog switching matrix which redirects the M latest «amp!f^s to 
correct positions [30. 31. 32]. This method adds more components on the analog signal 
path. .More distortion may be therefore introduced. The second method, which will 
be discussed in more detail later, is to rotate the filter coeflicients to align with the 
correct samples. Figure 3.2b) shows the second solution. This approach minimizes the 
degradation of the analog signal. However, it may need more digital power to do the 
rotation. 
Comparing these two architectures, when the filter is a mixed-signal design which 
computes analog signal with digital coefficients, form a) is not a good choice because the 
analog samples have to be delayed. The implementation of analog delay cell is flifficult. 
In the case of form b). this analog delay cell is avoided. Therefore, the circular buffer 
type of FIR filter structure is chosen to be used in this dissertation. 
3.3 Mixed-signal Multiplier Technique 
From the F I R  expression: 
Uik) = ^ j:lk -  j)Hy\ (:).2) 
j=0 
the following blocks are needed: 
Sample-and-Hold: samples the analog signal and produces the 
corresponding discrete signal. 
Multiplier: executes the multiplication. 
Summer: adds up the products. 
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Rotation-loop: provides the required delays for the filter coefficients. 
If adaptation is neeclecl. two more blocks are needed: 
Detector: generates error signal for adaptive processing. 
I 'pdating circuit: updates coefficients according to the error signal. 
In a nii;<ed-signai iiupicrnontation. every term in equation (3.2) can be carried out in 
either analog, digital or mixed signal form. In [30]. multiplicatioti is done with adjustable 
transconductance circuit. Since an aiudog control voltage is used for adjusting the 
transconductance. the product is obtained by multiplying the analog input with an 
analog control voltage. I 'nfortunately, in the design described in [^lO]. the analog control 
voltage is generated off-chip during testing, which is not a strict monolithic solution. In 
[Ml and [31]. the multiplication is done with an analog multiplier, in order to provicie 
the analog coefficients, a set of separate D.-lC's are needed to convert digital coefficients 
into analog domain. To save the number of DACs. some commercial products use only 
one DAC repeatedly. 
I nlikeall the previous approaches, in this dissertation, mi.xed-signal technique is used 
throughout the structure. .A mi.xed-signal multiplier that directly multiplies the analog 
signal with the digital coefficients is developed. The difficulty in implementing analog 
multiplier and the need of extra DAC's are avoided. Since the coefficients need to be 
loaded and updated, the most convenient way is to keep them in digital form. The 
final sununation is in discrete-time signal domain so that it can be combitied with the 
mixed-signal multiplier. .Ml of the above lead to a system diagram shown in Figure 3.3. 
The partition of analog, mixed-signal and digital in this system is clearly shown. 
Each front-end S / H  generates the signal — k ) .  which is the sampled discrete 
representation of the analog input. Coefficient blocks represent li '[j] 's. They are digital 
signals because the storage, updating as well as delaying can all be easily implemented 
and achieved a high speed operation in digital domain. Current mode design techniques 
are used to increase the operation speed of the multiplier. 
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Among all llic blocks, tlu' multiplier is the core part. In this design, the basic cell 
in the multiplier is the four-quadrant operational switching block that can operate with 
signed digital number and signed analog signal. This block solves the problem existing in 
[. '{0] where the coeflicient's polarity has to control the analog signal through differential 
switch connection. This not only increases signal distortion along the data path, but 
also is hard to implement under high speed operation since it may take a longer time 
to settle. .Moreover, the nuiltiplier introduced in this dissertation not only realizes the 
multiplication but also provides the final summation. 
From the above diagram, it can be observed that this architecture is a multi-channel 
system in that more than one component (S/If) are used to sample the input analog 
signal. 
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3.3,1 Design i'c>qiiir«iiic.>iit 
The specifications for an equalizer systeni are speed, number of FIR filler taps and 
the tap resolution, etc. For modern disk drive read channel, high speed operation is 
needed to meet the requirement of ever increasing storage density. I his work is aiming 
at  the operating speed of over "JoO MSPS. 
riie number of taps used in a discrete f !/{e(iualiz<'r is between I to 12 taps depending 
upon different design goals aiul constraints [27. ^JO. 'V-i. ^M. •'}')]. Selection on the 
number of taps depends on the trade off in choosing pre-lilteriiig structure. I'sually a 
linear-pluuse filter such as an ecpii-ripple design is used to be the pre-filter so that the 
luimber of taps of the FIR filter can be less [iJti]. Then'fore a (i tap system is used for 
this design targetiiig for FR\ signaling. Uoth [;{.'}] and [IM] use systi-m level simulation 
methods to verify the validity of the number of taps needed. In this dissertation, a lop 
level simulation environment is set up not ordy to verify the number of recpiired laps 
but also to optimize and verify the design. 
3.4 Systeni Level Simulation 
The importance of system level simidalion has long been recognized in top-down 
hierarchical design flow. It can greatly enhance the efficiency of a designer to avoid 
possible mistakes in early design stage. I 'ldike circuit design that involves many details, 
system level simulation can easily give the designer insight into the performance upper 
bounds and lower bounds for different architectures. I 'sually a system level simulation 
can give results within very short simulation time, which can not be acliieved using 
transistor level simulator, such as SPICE. The top level system simulation in this work 
is done in M.ATLAB. 
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3.4.1 Goals 
The system level simulation performed both before and after circuit design is to reach 
the following goals: 
1) To investigate the validity and the efficiency of the system architecture. 
This includes the examination of the validation of number of bits and number of taps, 
as well as the adaptation algorithm. 
2) Provide reasonable system relaxation according to dilferent trade-offs. 
Through system level simulation, relaxation and limitation cau.sed by real circuit 
behavior can be obtained. One example is the inevitable delay of updating control 
signal caused by signal settling in real circuit. Fhrough high level simulation, a design 
guideline is provided on how much the delay can be tolerated without affecting the 
system |)erforniance. 
Provide information on the possible effects due to different error sources. 
System-level simulation without error sources can t provitle enough information to 
optimixe the design, t he important merit of behavioral simulation is the capability of 
atlding one sp«'cific error and observing the currt>sponding system behavior solely due 
to that error. With this capability, it can provitle a clear umlerstanding of th»' most 
important error source so that efforts can be put on to solve it or reduce it in real circuit 
design. 
•1) Provide an effective tool that can work interactively later on during circuit design 
and testing. 
3.4.2 Simulation Mitup 
The system is setup according to the disk drive read channel shown in Figure l.l. A 
random binary code generator is used to generate the user data. Then the data is passing 
through the precoding stage, .\fter that the data sequence performs a convolution with 
the read channel impulse response. The output is a good mimic of the read out signal. 
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To simplify the simulation of the read out process, the front end pre-amp and certain 
filters are omitted since they do not change the characteristic of the signal significantly. 
The signal is directly sent into the equalizer for optimal partial response equalization. 
•After the equalizer, the signal is plotted for reviewing different effects. The sign-sign 
LMS algorithm is used as the adaptation algorithm since it is used in the actual circuit 
injplcrncntation. To validate the correctness of the equalizer, the equalized data is furt fier 
sent into a V'iterbi decoder to recover the original binary data. A general way to validate 
the effectiveness of the equalization is by observing the eye diagram. A more accurate 
way is to e.xam the cross-correlation of the recovered data with the original binary data. 
In order to simulate the white noise added during the read out of the data, an . UiT/.V 
(.Additive Wideband Gaussian .Voise) having amplitutleof of the signal amplitude 
is added to the read out signal. Furthermore, to simulate the possible comparator errors 
in circuit design, a 25'X chances of random decision error is added. 
To simulate the actual circuit implementation, each coefficients has only (i bits of 
resolution in the simulation. Since there are .S'///s at the front entl, the input data can 
not have infinite resolution due to sampling and settling error. Therefore, to imitate the 
S/H mechanism, infinite precision mmiber is not appropriate to represent the sampled 
data. In the top level simulation. 8 bit resolution is used for the analog input signal. 
Since in the actual circuit implementation, it needs time for processing, the updating 
of the coefficient has at least two cycles of delay. .At cycle Zero, a new sample .Vo is 
brought for computation. .A series of comparators have to sense the output near its 
settling at the end of the cycle Zero. During cycle Otic, comparator results are obtained 
and error signal is generated after certain delay. This error decision signal (up or down) 
is then latched and input into the updating circuitry. This latch clock is conveniently 
chosen to have the same phase as main clock. .At cycle Two. the latched error decision 
signal is used to calculate new coefficient. From the above, the minimum delay is two 
cycles from the instant that A 'o is sampled to the instant that the corresponding coeffi­
cient is updated. So that there will be eight filter taps which include the six taps used 
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to do the filtering while two extra taps in resetting mode to achieve the two cycles delay. 
Here is tiie summary of the system setup: 
1. Totally eight filter taps in which six taps are used in the computation. 
2. Each tap has a coeihcient of 6-bit accuracy. 
3. System contains .UI'G'.V and comparator noise. 
-1. Adaptation is based on sign-sign L M S  algorithm. 
•'). Updating procedure has two cycles' of delay. 
(). Provides slicer for Pit and EPR signaling (error decision generator). .A P H  slicer 
has comparators targeting a three level output signaling, and a EFR slicer has 9 
comparators targeting a live level output signaling. 
7. Provides various control functions. 
3.4.3 Siinulatiaii rc>sult 
A series of results are shown from Figure .{. I to Figure 3.6. Figure 3.1 is the simulated 
read out signal to equalizer. It is the result of the convolution of the user data setpience 
a„ (refer to Figure 1.1) and the simulated disk channel impulse response [-1]. The channel 
response can be written as a ".Modified Lorentzian" family where the response to a step 
function is: 
" 1 -f {2t/P\\ \o) ' -
where "PH'so" indicates the pulse width measured at .50% of the pulse amplitude. It is 
usually referenced to the period of one writing clock cycle. T. The larger the number 
of the higher the density and the more stringent the requirement of equalization 
would be. Modern disk system requires PV\\q between 2.3T to 2.ST. This number is set 
to be 2.5T in this simulation, 'x' is a parameter usually chosen to be I. This function 
is used in most cases when analyzing disk drive read channel signal response. 
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Figure .J. l Sampled Signal Heforc Luiualization 
Figure .'{.0 is tlx' «'(|ualized result for PR — IV signaling. It is cU-ar thai a seriously 
distorted input lias been shaped into a ternary signal with three separate levels. 
Figure shows the corresponding equalized result for EPR — / V signaling which 
has Hve levels. 
By analyzing the simulation result, the adaptive algorithm is shown to he robust 
under the influence of charmel noise and comparator decision errors. The results also 
provide guidance to circuit design. The simulations also show that coetficients with 6 
bits of resolution are sulTicient for a disk drive read channel. .\lso. si.x computation laps 
are enough for PR - IV and EPR — l \ '  shaping. 
Finally, to examine the validity of the algorithm, a Viterbi decoder is u.sed to decode 
the equalized data to recover the original data. After doing a cross correlation as shown 
in Figure :J.7. it can be checked if the read back data is the same sequence as the 
original input user data. It is observed that when two sequences are exactly identical 
and overlapped, the summation of the correlation is a large value. When they are not 
exactly overlapped, the result turns out to be summation of random data and has a 
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vahie of zero or near zero. If the two scquencfs are nut the sain<' at all. the correlation 
is near zero mean no matter how they are overlapped. 
Several observations from system level simulation: 
1) Ideal updating case: all coefficients are updating once every cycle, fliis setup has 
the best result compared to other setups, i.e. it has the fastest convergence speed and 
the largest-opening eyes ( i.e. lowest Bit-Krror-Kate). 
2) When updating only one coellicient per clock cycle, similar result as that in 1) is 
achieved. 
that of ."1) When updating only one coefficient per clock cycle and with two cycles 
updating delays, the result is still acceptable in that convergence is reached after a 
relatively longer time when compared to that of the first ca.se. 
•1) 6 taps of filter coefficients and 6 bits of resolutions meet the convergence require­
ment in situations 1) to .'i). 
.5) By comparing the output from the Viterbi decoder and the original data, it shows 
that the shaped channel achieves correct result. 
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6) riu' system arcliitecture is rol)ust enougli to bear .lU'Cf .V aiul very large percentage 
of adaptation mistakes. 
7) The convergence speed can be adjusted by changing the coefficient .i in the L M S  
algorithm (etjuation (2.:{)). 
3.5 Circuit Design 
After the system level simulation of the system architectiire. the next step is to build 
each block according to the partition in Figure The circuits were designed based 
on a O.o/itn CMOS technology. This technology provides three layers of metal, linear 
capacitor and resistor. The minimum drawn gate length is 0.6/nn. 
3.5.1 Current mode iiiiplciiiciitntioii 
Circuit design can be carried out either in voltage or current mode. .\ voltage mode 
design will have difficulties for some operations computation such as subtraction and 
summation. Analog voltage is also difficult to be multiplied. .\ current mode design can 
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Figure .'J.? Cross Correlation of V'itcrbi Output with (nput Data 
avoid most of these problems. Multiplication, subtraction or suiuniatioii in the current 
mode can be rather easy to realize. Therefore, current mode implementation is adopted 
throughout the design except at the output and coefhcient updating stage. 
3.5.2 System overview 
The basic equation that describes a .  F I R  filter with M  taps of coefficients can be 
rewritten as: 
j=0 
where x ( k )  and y ( k )  are the input and the output signals, respectively. ir[j] 's are 
the filter coefficients. To compute the output value, delayed values of x{k) have to be 
provided. Since x(k:) is a sampled analog signal, implementation of analog delay stages 
for the delayed values of x{k) is often difficult, and tiie delay stages may degrade the 
analog signals. To address this problem, circular buffer structure has been proposed [29] 
and has been used in different designs [30, 31, 32|. In this architecture, an array of \f 
numbers of sample-and-holds {S/Hs) is used for sampling the input signal sequentially 
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and periodically. The sampled inputs are then fed through a switching matrix to an 
array of multipliers, which multiply the delayed inputs with the corresponding filter 
coefficients. Since analog delay stages are not used, degradation of the analog signals 
is minimized. For the architecture proposed in this thesis, an alternative method to 
implement the circular buffer structure is used as shown in Figure .1.8. 
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Figure 3.S Proposed .\nalog F I R  Filter .Architecture 
Each filter coefficient that is stored in the digital registers inside each row of switch 
cells is rotated circularly from one row to the other. The analog signals stored in the 
5///s are connected dircctly. without going through any buffer stages, to the mixed-
signal multipliers (ie. transconductor stages, '7m s). The advantage of this structure is 
that it minimizes the degradation of the analog signals by not having the signals going 
through the buffers and the switching matrix, which may also affect the settling time of 
the signals at the multiplier inputs. l"he disadvantage of this structure is that it increases 
tlu' digital power consumption because of the luunber of bits involved in the rotation of 
the digital filter coefficients. However, the digital power becomes less significant in more 
advanced CMOS processes. 
To relax the settling time requirement of the .s'///s. one can increa.se the number 
of taps from M to M + L with L being the mimber of digital coefficients set to zero. 
These zero coefficients are rotated to the taps, which have their S///s sampling the input 
signals. Since the digital coefficients are zero, the output of these S/lis will not affect 
the output y(k). Hence, it allows these /, sampling S/lis to have longer acquisition and 
hold settling times than one sampling period. .\s a result, the S/lh will not limit the 
s a m p l i n g  r a t e .  I n  t h e  r e a l  c i r c u i t  d e s i g n .  L  i s  s e t  t o  t w o  a n d  a  s p e c i a l  s i g n a l  n a m e d  S k i p  
is used to make these two coefficients out of computation by forcing them to zero. 
Similar to other circular i)uffer structures, the proposed architecture requires match­
ing between transconductors as well as matching Ijetween S/lls. Fhese mismatches and 
the offsets of the S/lh and transconductors will result in spurs on the output spectrum. 
Furthermore, timing errors on the sampling clock phases of the S/lh also produce un­
wanted modulations with the input signal. .-Ml these effects can be minimized by careful 
layout. 
3.5.3 Multiplier 
To achieve direct multiplication between the analog inputs and the digital filter co­
efficients, a mi.xed-signal multiplier is proposed. This technique can also be applied to 
continuous equalizers. .Assume that a digital coefficient can be expressed as: 
(3-5) 
1=0 
:}7 
whore €[0.l] and is the /th bit of li [J], ( sing Equations (•"{.-1) and (3.5), the 
outi)ut signal y(k) can be rewritten as: 
= E 'i' E'i»'.(J) - - J) (:I.C| 
1=0 j=0 
riie above equation suggests that ij{k) can be obtained by first computing the sum of 
the products of x{k - jy< and il and th<^!i '-onipii 'ing tlw biiuiry weighed sum of 
the results obtained from the previous step. Kach transconductor shown in Figure .'{.8 
is assumed to have multiple outputs that are ilistributed insid*' the switch cells of each 
row. The midtiplication of .r(k- - j) and can be simply realized by representing 
— 'I differential current using the transconductor stage. This current is switched 
to the positive and negative outputs of the switch cells according to II,[_/]. I he output 
currents of all the cells in the sanu' column are then added together yielding the sum of 
the products of s(lc - j)*s and li ,[j] 's at column i . The resultant differential current is 
fed to the /th input of the l i  — ' l i t network, which realizes the retpiired binary weighted 
sum in Equation (3.G). The li — 'IR network also acts as a current-to-voltage converter 
such that the output value is an analog output voltage. 
riie operation of a single bit nmltiplication is obtained in the switching cell, which is 
shown in Figure ;J.9. It can be described using the following equation: 
[(ll ' .DV+(^') + lV.[jlj--(A,-)) -  (ir.[j '].r+(^-) -h ir.[7].r_(A:))] (3.7) 
where x ( k )  = j-+(Ar) -  is the differential input current. 
3.5.4 Design of IVuiiscoiidiictor 
The operational transconductance amplifier ( O T A )  is one of key parts of the F//? 
core. The requirement is to be able to operate at high speed. The basic part of the 
transconductor is shown in Figure 3.10 [28]. The transconductance for this structure 
is equals to f/,„ = [/ R. The current mirror formed by .\/3 and provides constant 
currents through the input transistors pair Mi and .V/j so that the Vj, drop on the 
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Figure ;{.9 Switching Block. 
Ml and Mi are constant. The two PMOSa provide a feedback loop that makes the 
nodes connecting to the resistor to have low impedance. The input tlitferential voltage 
is reprot|iic«'d across the resistor. The resistor acts as a \oltage-to-Ciirrent converter to 
have a transconductance of \/H. .Xs a result, resistor matching determines the matching 
between transconductors. In acUlition. if poly resistors are used, the transconductors will 
have good linearity. An advantage of this structure is that it can be modified easily to 
have multiple outputs by simply including more output transistors. Instead of having 
current outputs, tlu' gate voltages of Mr, and . \ / , i  which sense the current converted by 
the resistor are u.sed as output. The gate voltages of </+ and g— are connected to the 
gates of the PMOS transistors in the switching cell in Figure 3.9. 
One factor that limits the speed of the operation of OTA is the settling time require­
ment on the gate voltages of .Us and .\/o. Since large output current level is required in 
the switching cell, large PMOS^i in the switching cells are preferred. However this will 
slow the settling of the OTA. Thus a trade-olF is needed to make between speed and 
output current levels. 
To minimize the propagation signal delay through the R-2R network, a segmentation 
approach is used. The transconductor output currents that are connected to the two 
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MSUs of the lilter coefficients VV(j)'s are scaled so that tlie two most significant binary 
weighed sum coefficients in ecjuation (•J.O) are partially realized by increasing the sizes 
of the PMOSs in the two MSB switch cell colunuis. .\s a result, the luunber of sections 
in the R-2K network is reduced from 6 to 4, and the propagation delay from the last 
section to the output is minimized. On the other hand, if the R-'2R network is eliminated 
conjpletely. the P.MOSs in the switching cells have to be scaled in a binary fashion. .As 
a result, the nodes g+'s and g-'s of the transconductors will take a long time to settle 
due to the increase in loading capacitance. Thus, the number of R-2R sections has to be 
selected appropriately. Since the output of the R-2R network cannot drive large off-chip 
loads directly, on-chip source followers as output buffers are used for buffering the output 
signal. 
3.5.4.1 Design of Up-Dowii Counter 
.•\s the last issue in the MDAC design, the digital coefficient used by each tap is stored 
in a ten bit DFF register array. Generally, a 6-bit computation is enough for disk drive 
read channel application. However, since this design has to be compatible with the 
adaptive equalizer, the actual bits stored need to be more. Considering the adaptation 
algorithm is sign-sign LMS, each time either '1' or '-T is needed to be added to the 
40 
coefficient. It is easy to do the updating with a up-down counter which will increase or 
decrease by one LSB at the next clock cycle [11], The -  LMS algorithm equation 
can be written as: 
+  1 ]  =  
where the J is the control factor usually less than 1. Phe valu«' of . i  determines the 
convergence speed and also the accuracy of liie coefHcieiils. The siiialler the .i. the 
slower the convergence speed and smaller variation of the coefficients, and vice versa. 
Implementing the scaling factor 3 separately is diflicult and complex, so it is better to 
combine .i with the I p-Down counter. Thus the counter luus a total number of 10 bits 
with only the (irst (i MSli being used for multiplication. Since the adaptation of the 
coefficient is by adding or subtracting 1 in the 10 bit counter, . i is equals to 2~ '  = 0.0625. 
In the real circuit, a separate switch is used to choose between two different A values, 
i.e. switching between .i = 0.25 and 3 = 0.0625. The reason to choose between two 
different values is to have faster convergence during tracking while have small variation 
during normal operation. I'liis iiu-chanisni is also calleil i j iav — .shiftnuj. and has been 
verified in the top level simulation. 
The implementation of the I'p-Down counter is straightforward. :\ 10 bit D F F  
array is used and works synchronously. The counting action is performed by flipping 
corresponding bit/bits according to the present output of DFFs and the up/down signal. 
.\ logic block will determine what is the input of every DFT in the next clock cycle. 
When certain bit is changing, the input of that DFF is the flipped version of the present 
output, otherwise the input will remain the same as the present output. 
For increasing sequence, ie. 
0000000000 0000000001 0000000010 -> 00000000011 ... 
-> 0101010111 0101011000 .... 
It can be observed that the bit i  is changed only when all the lower bits are '1'. It can 
•n 
Ijp written as : 
Q r '  =  q ' : V M Q I V Q ' : - 2 ' - Q " Q ' ^ )  
where f \ ( )  is a logic operation that produces "1" only when all the lower bits are etiuai 
to '1". Symbol is the XOR operation. A similar step happens to the count down 
sequence, ie. 
l l l l i l l l l l  - >  1  1 1 1  1 1 1 1 1 0  l l l l l l l l O l  - > 1 1 1 1 1 1 1 1 0 0  . . .  
0101010000 0101001111 .... 
It can observ«'d that the bit / is changed only wlien all the lower bits are "O'. To writt '  
this in tiie form of e(iualion; 
Qr' =Q':  I - fAQU-Q'U -Q"Qo) 
where /•>{) is a logic operation tiiat produces "T only when all the lower bits are "O". 
These two functions /i() and f,() are identical given that is used instead of Q in 
equation (.{.10). Thus the same logic i)lock can be used to count up or count down with 
another function block providing Q or Q. which is: 
F  =  Q  *  L ' p  Q  *  D o w n  ( . 1 . 1 1 )  
The whole scliematic of up/down counter is shown in Figure .{.11. 
3.5.4.2 CcH>fficiciit.s loacliii(; and output 
In order to be able to load coeflicients in to the fdter. several (i-bit rnultiple.xers 
(.\/r.Ves) are implemented. Since the coefficients will be rotated in the lilter. tiiey can 
be loaded in serial mode. Since dynamic OFF is used for saving the area and power, 
asynchronous loading is not possible because there is a minimum speed requirement on 
the dynamic DFF [38]. Thus the coefficients rotation loop must work synchronously 
with loading. All these operations require a precise timing. 
Figure 3.11 Up-Down Counler 
•la 
In the tost chip, two sets of pre-calculatccl cocflirients art' stored in two on-chip 
l iOMs. Another block is designed to be abU> to accept coefhcients off-chip. In tliis 
block, static l)l- 'F cclls are used. 
When the coefficients after adaptation are read out from the chip, it has the same 
serial manner as loading. To drive off chip loads such as the probes of a Logic .Analyzer 
or an OsciHo^cope. a driver chain is provi'l<'<| for <'ach bit. tliese drivers are embedded 
within the bonding pad in the layout. 
3.5.5 De.sigii uf Saiiiph; and Hold 
In this application, the main retjuiremeiit on the S / l l  is its settling lime. I he S / H  
is relatively simple and is shown in Figure It uses a N.MOS switch antl a sampling 
capacitor of 'ioO/F [29]. dummy .\'.\I()S is added to reduce the clock feetl through 
eff«'cts. 
3.5.G Cluck Generator 
The requirement for clock generator is to have eight non-overlapped output phases 
to control the sampling instants of the S/Ih. These phases are generated using a shift 
register chain shown in Figure 3.13. Shown in the graph has eight bit output. The 
principle of this clock generator is that the input of the shift register is '1' only when the 
first 7 output bits are "O's. This function will make sure that only one 'I ' is e.xisted in 
CLK_BAR 
CLK 
Figure 3.12 Structure of Sample and Hold. 
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this chain. The existence of the logic '1" output will Icist for only one clock cycle so that 
no timing error will be caused. By going through the following example, the operation 
of this clock generator can be clarified, .\ssuining the initial state as '01010101'. this 
initial state will go through the shift register as; 
OlOlOlOl OOlOlOlO 00010101 00001010 
UUOUUiUl -> UUOUUUlU -> UDUUUUOl i0000000 01000000 -* 
•Q f— 
SKIPfl SKIPS SKIPl SK1P2 I SXIP3 
Figure :}.l.i Shift Clock Cienerator. 
This shiftclock generator is also used to generate the 'Skip'  signal. Since the present 
sampling signal will not be used in both present clock cycle and th«' next sampling cycle, 
the "Skip' logic function can be derived as: 
Skip, = Q, + (;{.r2) 
where Q, and Q ,+i represent sampling control signals of the current tap and the next 
tap respectively. 
3.5.7 Comparator 
To generate an error signal used in the SS-L.\ fSalgorithm, comparators are needed, hi 
top level simulation, it is already been shown that the design requirement on comparator 
is rather loose. The adaptation algorithm can tolerate 25% comparator decision error. 
The designed comparator is shown in Figure 3.14. It consists a preamp stage and a 
•tr, 
latch stage. The preamp provides voltage gain and minimizes kick back effects [28]. 
When the control signal goes low. the coinparator output is regenerated to either logic 
"l" or logic '0'. 
3.6 Programmable FIR Filter 
Building blocks discussed so far are used to construct the /•'/1{ lilter sysl«'m. In 
order to verify its performance, coefficients for both PR and fiPR are prograniined in 
the on-chip ROMs. The circuit simulation is done with I lSiJtct .  Capacitor load for 
s i n u i l a t i n g  t h e  a c t u a l  t e s t  c o n d i t i o n  i s  a d d e d .  T h e  l l S p i c i  s i m u l a t i o n  s h o w s  t h e  F I R  
lilter is capable of operating over .'{HO .MHz. One sinndation result at "ioO.MHz is shown 
in I'igure 
I UTCll f VOtT VOtT 
Buf fe r  Pre . 'VMP La t ch  Buf fe r  B ia s  
FigiueiJ.l l Comparator Cell. 
3.7 Adaptive Equalizer 
.Adaptive equalizer is different from FIR design. It has more circuitry to obtained 
the 'slicing' and updating function. Because of area constraint, updating coefficient one 
at a time is used. It has been validated in the system level simulation. 
4(5 
oe 
0 5  
0 4  
0 3  
01 
0 1 
0 
-0  1 
-0 2 
- 0  3  
- 0  4  
0  0 1  0 2  0 3  0 4  0 5  0  0  0  7  0 8  0 9  t  
Tim. ,  ,0 .  
Figure ;{.lo Fll i  Simulalio!! Rfsult with Fit  Shaping 
Thrt't" major extra bUicks are added into the FIR circuit. The first component is 
a slicer that consists of five comparators, hitches and logic units to provide the error 
signal. The second component is an up/down counter. I'he third extra component is a 
single comparator that provides the polarity of the input signal. Figure .{.Ui shows the 
addition of the two main blocks. 
rpdatiiig procedure can be processed in parallel, indicating that all coefficients can 
be updated at the same time. Since the up/down counter occupies large silicon area, this 
method is replaced by doing the updating in setpiential mode, indicating that only one 
coefficient is updated for each clock cycle. .According to Figure 3. IG. while the coefficients 
are in rotation, they are sequentially moved in and out of an up/down counter which 
adjusts the output value according to the error signal. The error decision block has also 
two cycles' delay from the instant that the sampled input is valid to the instant that 
the consequent error decision is used for updating. This delay has been considered and 
verified in the system level simulation. One drawback of adding more circuitry is that 
the synchronization among different circuits becomes harder. The direct result is that 
NMI 2MMH< K* FIR SlimilMlon 
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Figure ;}.IG System Diagram of the Adaptive Kqualizer 
the operating frequency is lower than that of the F'IR filter. 
In order to verify the circuit simulation result. C and M AT LAB programs are written 
to extract USpici simulation result to provide the output that can be compared with 
that conies from system level sinuilation. The extracted result from flSpici is cross-
correlated with the result from the top level sinuilation with the same input sequence. 
This validates the correctness of the circuit design. 
Figure is the simulation results of the adaptive equalizer from SPICE sinui-
latioiis with MATLAB doing data processing. It shows that the output samples are 
converged to the desired three levels correctly. 
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Figviro ;}. 17 Circuit Simulation Result of Aclaptive Hqualizer 
3.8 Summary 
Two high speed mixed-signal circuits, programmable FIR lilter and adaptive equal­
izer. uere designed using a 0.')//ni CMOS technolog}-. Current mode tr'chnique is applied 
in tli«' circuit design. These two circuits can be used to equalize the disk drive read chan­
nel signal, or used as stand alon»' filters. .A special mixed-signal imdtiplier is proposed 
and is used as the core of the /•'//f structure. f{Spict simulation verifies the functionality 
of these two designs at a sampling rate of up to UOO .MHz operation. 
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4 EXPERIMENTAL RESULT 
4.1 Overview 
Based on the proposed structure of the mixed-signal nuiltiplier, two prototype chips 
were designed and faljricated using a O.o//ni CMOS technology. In order to demonstrate 
tiie high speed operation of the proposed ini.xed-signal approach, the targeting speed was 
pushed beyond 2o0 .\Illz. The first chip is a prograinniable FIH filter with coefficient 
loading. The second chip is an adaptive e(|ualiz«'r. Roth chips use tlu' same FIR filter 
core. The adaptive equalizer is constructed by adding an updating functional block into 
the core. The die photos of both chips are shown in Figure -1.8 and Figure 1.9 at the 
end of this chapter. 
In this chapter, the lest setup for testing the prototype chips is presented first. \  
brief discussion of PCB design issues is also included. The majority of this chapter 
focuses on the detailed testing methods and testing results of the prototype chips. 
4.1.1 Test setup 
The test setup is shown in Fig. -l.l. Similar to many IC testing, it consists of the 
DVT (Device-Under-Test), signal sources and measuring equipment. The DL'T is the 
tO-pin DIP packaged prototype chip. There are types of sources: (I) power supply. 
(2) input signal generator, and (3) clock signal generator. C'nlike typical ADC testing 
that only requires pure sinusoidal signals as the input signals, testing of the equalizer not 
only requires pure sinusoidal signals but also requires a special data sequence generator 
that mimics the corrupted hard disk drive read out signal at a rate over ' iOOMS/s. This 
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lalor ix'(juirenient can be i)rovicled from a high speed arbitrary waveform generator at 
rather high cost. To overcome this difficulty, an additional chip is designed in order to 
generate the required data source at a speed up to ' idOMS/s. It consists of a lO-bit 
•2o()-word ROM with high driving capability. By connecting a commercial high speed 
D/A convert<T at its output, tlu' required signal source can be obtained. 
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Figure l.l Block Diagram of Testing Setup 
On the measuring eciuipment side. .Network .\nalyzer can !)«• used to measure the 
transfer function of the PIR tilter. Logic .Analyzer and high speed Digital-Sampling-
Oscilloscope (DSO) are used to analyze the system dynamic performance. These equip­
ments can be used separately or jointly. 
4.1.2 Printed circuit board 
PCB (Print Circuit Board) plays an important role in IC testing, especially in high 
speed IC testing. In this dissertation, all PCl3s are made from two side copper clad 
board using a milling machine. This machine provides modest accuracy with rather low 
fabrication cost. The significant advantage of using milling machine is the flexibility 
of making changes. It is possible to make modification even after the board has been 
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soldered. One of the testing PC Us is shown in Figure-1.2. When designing PC B for high 
speed testing, noise distortion is the biggest issue. \  lot of effort is put on reducing the 
coupling among clock paths, signal paths and power supplies. .\Iicro-stripline impedance 
controlling is used to reduce the signal reflection and to improve the signal (luality [;{y]. 
Figure 1.2 Test PC B Top Plate 
4.2 FIR Filter Test 
The goal of testing the FIR filter is to demonstrate the functionality of the proposed 
mixed-signal multiplier. The basic requirement for a FIR filter in many application is 
its linearity. The FIR filter should remain linear for different coefficient values that 
are loaded to the filter, the frequency of the clock signal and the input signal with 
adequate magnitude. The test is organized as follows; (1) l inearity test: It shows the 
static transfer characteristic of the FIR filter. (2) single tone test: The response of the 
FIR filter to a single sinusoidal wave input. It shows the linearity from dynamic point 
')2 
of vitnv. (.'}) dual toru tml:  ( sing two oqiially sized sinusoidal signals iis input to obseivt" 
tlu' inter modulation products. The result can be used to determine what signal level 
should be chosen to achieve a desired intermodulation ratio [28]. (-1) Fiiuilly. the /•'//? 
filter programmabiiity test. I his test measures the transfer functions of different sets of 
coedicients. This final l<'st demonstrates the overall functionality of the FIR hlter as a 
prugraininab!*' filt'M*. whi<'h. '•fui I"- nsofl ih<' cfiuali/fr iti disk drive read channel. 
4.2.1 Linearity 
In this test, a siiuisoitlal signal with various amplitudes is injected into the filter. 
The outijut is a sinusoidal sigiud. It is plutted versus the in | )Ut signal to examine the 
linearity of the filter. Since the input signal is a single frecpiency sinusoiilal wave, no other 
frequency coniponetits should generat<'d if tlu' syst<'m is liiu'ar. .Since different sets of 
coefhcients will not affect the lini'arity of tlu' FIR filter but only influence the magnitude 
of output signal, any kind of coefficients that give a rea.sonable output magnitude can 
be used in this test. I'herefore a simple set of coefhcients with all coefficients set to zero 
e.xcept one coefhcient is used in the test to have adequate output magnitude. 
In this test, the input common mode voltage limits the ma.ximum input range of 
the single ended input signal. On the other hand, large input coimnon mode voltage 
will generate large output common mode voltage on the R — 'IR network such that the 
switching cell can not work properly. Thus an appropriate choice sfiould allow large 
input range while maintain the switching cell working. For this recison. a conmion mode 
voltage of 1.1\' is used in all the following tests. 
The final output gain of the FIR filter is: 
where As/h is the gain of the Sample-and-Hold which should be very close to one. Aqac 
is the combination of transconductance and the gain of the multiplier. The gain of 
multiplier is the combined result of the loaded coefficients and the resistance used in the 
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R  —  2 R  network. Figure 1.3 shows the linearity test result. It is clear that when the 
input signal has ainplituile less than the common mode voltage, which is I.IV', the filter 
can maintain a good linear relationship between the input and the output. By using 
least-sciuare linear lit method, the best fit line is shown together with the test results in 
Figure I..'}, rhe largest measured error is less than (i percent of the best fit value, which 
is a very small number showing the good !in«'arity. 
Input ainplHudt (V) 
Figure 1.3 Output .Amplitude Voltage vs. Input .Amplitude \blt-
age 
4.2.2 Single tuiiu result 
.Single-tone test result is obtained from an analog real-time oscilloscope, which should 
provide very high sampling rate and very wide input bandwidth that guarantees the 
accuracy of the captured signal. Since capturing the data for the spectrum analyzer 
r e q u i r e s  c e r t a i n  s e t u p  t h a t  i s  n o t  a v a i l a b l e ,  h i g h  s p e e d  o s c i l l o s c o p e  w i t h  b u i l d - i n  F F T  
function is used to observe the spectrum instead. The result is similar to that of using 
spectrum analyzer. 
54 
As stated before, a linear system will not generate frequency coinponents other than 
the input sine wave. However, a nonlinear system will have tones on the multiples of 
input signal frequency which are called harmonics. Figure -l.-l shows the spectrum of 
the output signal when the input signal is a single frequency sine wave. 
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Figure 4.1 Output Spectrum of'25.7 .MHz Input at .'{60 MHz Clock 
Frequency 
The input signal has a frequency of 2o.7 NHlz and an amplitude of G'io mV. The 
system clock frequency is set to WO MHz. Five categories of frequency components can 
be identified on the output spectrum: (1) input signal, which is the highest tone on the 
spectrum. (2) harmonics of the input signal. Since fully differential technique is used, 
even order harmonics are not noticeable on the spectrum. .Among odd order harmonics, 
the 3rd harmonic is the dominant one with magnitude about -38 dB below the input 
signal. The 5th and higher odd order harmonics are not visible on the graph. (3) sub 
multiples of the clock frequency: this may be caused by the mismatch of offsets existing 
in the S/Hs and transconductors. (4) other interference: the tones at 88.5 MHz and 
105.1 MHz come from the nearby FM radio stations. (5) inter-modulation between all 
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the above components. In Figure -1.4. the 1/8 clock frequency and the signal frequency 
generate the component at about 19.3 MHz. 
4.2.3 Dual tune result 
In a nonlinear system, dual-tone test can be used to examine the interinodulation 
distortions. Two sinusoidal signals at 25.7 MHz and '2>^ MHz are injfftcd. Phe iiipni 
signal level is 62') m\'. Fhe clock frequency is .JGO .MHz. The inter-modulation products 
are located at 23.1 .MHz. 2o.7 .MHz, 28 .MHz and 30.3 MHz around the input two signals. 
Other inter-niodulation components are usually too small to be observed. 
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Figure 4.5 Output Spectrum of Dual Tone Input 
Figure 4.') shows the output spectrum of the two tone test. The above components 
can be clearly observed. However, there are several tones other than the four discussed 
above. On this spectrum, the Ts represent signal tones at 25.7 MHz and 28 MHz; the 
2's represent the first pair of inter-modulation products at 23.4 MHz and 30.3 MHz; the 
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3"s rcpresfut the secoticl pair of intcr-nioclulation products at 21.1 MHz and 32.6 MHz: 
thf I's indicate the inter-iiiodiilations between 1/S clock and the input signals at 19.;} 
NHIz and 17 .MHz: the tone labeled ') is the 1/8 sub-harnionic of the clock signal (-15 
.\niz): and the tone labeled G is the I/-t sub-harnionic of the clock signal (90 .MHz), 
riie dynaniic range (SFDR) achieved here is above :{0 dB with ()2o input signal 
magnitude. 
However, the inter-modulation products will increa.se in a cubic fashion as tlu' input 
signal magnitude increases [28]. Thus the test result can be used to determine the input 
signal size when given ;ui iuter-inoilulation distortion reciuir<'ment. 
4.2.4 I'lR filter pru(;rammability test 
In order to test the iransft'r function and the programmability of the FIR iilter. 
dilferciit sets of coelhcieiits art' loaded into the filter to establish different low-pass re-
spoii.ses. The clock fretpiency is set to i)e 2o0 MHz even though higher frecpiency can be 
achieved. S'n is measured by a network analyzer. One of the major obstacles of t<'stiiig 
under higher frequency lies in that the loading logic becomes difficult to be synchronized 
with faster clock. The test results are under the conditions listed in Table 1.1. 
Table l.l L F F  Testing Condition 
Clock Frequency 2o0 .MHz 
Curve 1 Cut-off Frequency 0.2 .\yquist Kate 
Curve 2 Cut-ofF Frequency 0.:{ .\yquist Rate 
Curve 3 Cut-ofF Frequency 0.4 .\yquist Rate 
Curve 4 Cut-ofF FVequency 0.5 Nyquist Rate 
In Figure 4.6, the gray curves are the ideal low pass responses with different cut-off 
frequencies as shown in Table l.l. The measured responses are shown in black curves. 
Comparison between the ideal and the tested response shows the consistency between 
these two. This demonstrates the programmable functionality of the FlR filter. It also 
shows that this FIR filter can be used to obtain different kinds of transfer functions. 
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Figure l.(j Transfer Funclion of l . l ^F with Different Cut-off Fre-
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Phe difference between the ideal response and the measured res|)onse at low frequency 
range is due to the effect of the input transformer. Since the transformer is inserted 
before the signal input pins to generate differential signal from a single ended signal 
source, large attenuation will appear at the frequency range that is lower than the dB 
bandwidth of the transformer. Even with this attenuation, the correspondence between 
ideal and tested curve are maintained. 
4.2.5 Summary uf test results 
.Many tests had been performed to examine the functionality of the FIR filter. Results 
collected in Table -1.2 and Table -1.3 show the mi.xed-signal multiplier operates correctly 
for different clock frequencies or input frequencies. 
Despite the non-ideal testing environment, test results obtained are acceptable. It 
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Tiiblc 1.2 Single Tone lest Siiinmary 
Input Magnitude Clock HD, 
2o.7 .\lllz 0.;}75 V 360 .MHz -12 dUc 
25.7 .MHz 0.625 \ ' m MHz -38 dBc 
25.7 .MHz 0.875 \ ' 360 .MHz "12 dBc 
25.7 .MHz 0.375 \ ' 300 .MHz -10 dBc 
25.7 .MHz 0.625 V 300 .MHz -.38 dBc 
25.7 .\Hlz 0.875 \ 300 .MHz -39 dBc 
21.8 MHz 0.375 V 250 MHz -50 dBc 
21.8 .\niz 0.625 250 MHz -15 dBc 
21.8 .\niz 0.875 \ ' 250 .MHz -10 dBc 
lable 1.;} Dual Pone Test Sununary 
Input Magnitude Clock Inter-Moduiations 
25.7/28 .MHz 0.375 .360 .MHz -30 dBc 
25.7/28 .MHz 0.625 \ ' 360 .MHz -28 dBc 
25.7/28 .MHz 0.875 360 .MHz -22 dBc 
25.7/28 .MHz 0.375 \ ' 300 .MHz -29 dBc 
25.7/28 .MHz 0.625 \ ' 300 .MHz -26 (IBc 
25.7/28 .MHz 0.875 .300 .\Hlz -21 dBc 
demonstrates two importatit facts: first, tliis design has acceptable dynamic perfor­
mance. Second, the F IR Hlter is programmable. From the test results above, the 
largest distortion comes from the sub-multiples of the clock frecjuency. In many cases, 
they are larger than the inter-niodulation distortion ami the harmonic distortion of in­
put signals. .Although tones due to sub-multiples of the clock signal will degrade the 
performance of the FIR fdter. the overall system S.\R is sufficient for disk drive read 
channel application. The transfer function tests demonstrate the programmability of 
the FIR (ilter. Performance similarity between the ideal and tested transfer functions 
confirms that FIR filter using circular buffer structure is fully functional. 
Table -l.-l is a brief summary of the performance of the programmable F I R  filter. 
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lable -1.4 Chip SpeciKcations 
Active circuit Area l.l by 1.1 mm 
Power Supply Volt 
Clock Frequency up to .'iGO .\Hlz 
Total Power Dissipation 462 mW 
Buffer Power Dissipation :j07 mVV 
Analog Power Dissipation 79.2 mVV 
Digital Power Dissipation 7.^.9 m\V 
Input Signal Voltage Range 0 ~ 1.0 Volt 
Dynamic Range (0.5V input amplitude) > ;J5 dB 
4.3 Adaptive Equalizer Test Overview 
.After testing of the programmable FIR filter, the next step is to test tlie adaptive 
ecjualizer. However, the ROM chip that provides the sinmlated read channel data does 
not operate appropriately, so that the adaptation test can't be performed. 
.Nonetheless, the functionality of adaptation can be examined from the following 
observations: when the adaptation function is turned on. the monitored coefficients 
change and then stop to non-zero and non-saturated values. This observation shows 
that the detection and the updating blocks are working correctly. When the filter core 
is tested with the adaptation function turned off. it behaves exactly the same as the 
FIR filter, which is expected. Because of the additional updating block, the maximum 
operating frecjuency was less than that of the programmable FIR filter. However, an 
operating speed up to .320 MHz was observed. 
4.4 Performance Comparison With Prior Art 
In order to show the merit of this design, comparison was made between this pro­
grammable FIR filter and the prior art with similar structure and technology. .\11 of 
them are FlR filters with analog or mixed-signal designs for the disk drive read channel 
applications. 
The result of this comparison is shown in Table 4.5. It is clear that a great im-
t)0 
proveineiit is achieved in this design due to tlie new mixed-signal multiplier. Further 
comparison can he made by delining Figure-of-.Merit iis: 
FOM = (-1.2) 
^pttd \ supply 
Kciuation (4.2) considers the differences cau.s<'d by power supply and makes proper scaling 
adjustmeiit. In this coinpari^on. th»' ' 'irecf of fnhricatinn pnx-ess is not inrliuh-d. If it is 
considered, the performance of this design will be even better than the prior art. Figure 
•1.7 demonstrates the calculated FUM using Fquation 1.2). 
Table 1.') Comparison of dilferent designs 
Design Technology Speed Analog Power Performance 
I This work •l.'.W O.G^nn CMOS :{60 .MHz 79 m\V ;kS dBc HD, 
2 [:}2] 1998 l.2/Mn C.MOS 170 MHz 66 iiAV 40 dBc HD:, 
;j [2] 1996 5\' 2fim C.MOS 00 NHIz 40 m\V N/A 
4 [;U] 1997 TA' 0.8/im BiCMOS 160 .MHz 200 mVV N7A 
5 [:}U] 1996 0.6/im C.MOS 200M1IZ 410 mVV .N/A 
6 [:}o] 199.') TA' 2/mi CMOS 20 .MHz 4o mW 47.4 dBc HD3 
7 [40] 1997 0.8/im C.MOS 20 MHz 70 mVV 46 dB THD 
8 [41] 199-J 3.;{V CMOS 2o0 .MHz 780 nAV .X/A 
Several conclusions can be drawn from th<' above comparison: (1) the design in this 
dissertation has the highest speed. This is solely due to the proposed circuit design 
techniques without the use of advanced processes. (2) the design in this dissertation is 
the most power elficient design for the achievable clock rate. ('.]) mixed-signal or analog 
n R h<is much lower power dissipation, .\mong the above eight design examples, design 
number 8 uses pure digital structure that consumes the largest power. 
4.5 Summary 
Two high speed mixed-signal circuits for disk drive read channel (a programmable 
FIR filter and an adaptive equalizer), were designed based on a 0.5/im CMOS technol­
ogy. The design goal is to demonstrate that mixed-signal implementation of equalizer is 
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capable of achieving very high speed at low power consumption, Tlu' core of the design 
is a new nii.xed-signal multiplier. 
Test results show that the programmable F I R  filter is fully functional. The high­
est operating speed is beyond the design goal. The success of this FIR Hlter sets a 
good example to show the potential of achieving good performance through good design 
techniques. 
Due to the lack of appropriate signal sources, the adaptive equalizer did not undergo 
full functional test. Since the adaptive equalizer and the FIR filter share the same 
computation blocks, the adaptive equalizer was tested as a programmable FIR filter. 
The result is similar to that of the FIR filter chip. The highest operating frequency is 
slightly lower than that of the FIR filter since more circuitry is added within the data 
path. 
(32 
Figure -1.8 Die micrograph of F I R  Filter 
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5 ANALOG-TO-DIGITAL CONVERTER 
5.1 Introduction 
riic second part of iliis dissertation is about the calibration of the non-ideal elfects 
existing in analog-to-digital converter {ADC). With the rapidly growing power of Digital 
Signal Proci'ssing (DSH). tlie demand of high speed and high resolution ADC keeps 
increasing. In order to further enhance the performance of ADC. calibration of non-ideal 
elfects due to IC fabrication ha.s become particularly important. 
In this chapter, basic . \DC aspects are reviewed first, including brief discussion of 
performance speci f ica t ions  a .s  wel l  as  bas ic  s t ructures .  Dif ferent  ways  to  ca tegor ize  .ADC 
will be presented. .\ new .ADC classification method ba.sed on data path will then be 
introduced. From the above classification, the time-interleaved .ADC is then discussed. 
Since this architecture is the focus of this research, its advantage as well as its inherent 
problems will be emphasized. 
5.2 Analog-to-Digital Converter Fundamentals 
The basic function of .ADC is to translate data from the analog world into digital 
world. Generally, a!i .ADC performs three operations: I. Sampling- .ADC samples the 
continuous analog input signal to a discrete time signal. The corresponding digital code 
will be valid only for that sampling instant. 2. Quantizing- .ADC divides a full signal 
range into many levels or discrete signal levels and maps the sampled signal onto one of 
the levels. This mapping should have a linear relationship. 3, Encoding- .ADC then 
assigns a digital code to the mapped level. The digital code can be of any kind but 
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the most commonly used one in the digital computer is the binary code. Usually, the 
whole procedure from sampling to the final output of the digital code is referred to as 
one conversion. Several basic attributes of a ADC are: 
Resolution n: luimber of bits that the ADC provides. 
Speed MS PS:  number of samples that the ADC can process in one second. 
Latency; number of sampling intervals needed to finish a conversion. 
Signal Range: the full input range that the ADC can handle. 
Power: power needed to linish continuous conversion under certain speed. 
In the above attributes, speed and resolution are the most important ones. Different 
applications have dilferent requirements on these two attributes. 
5.3 ADC Performance Specification 
There ar«' two major classes of p«'rforiuaiu"e specifications: (1) Shi t i r  Pt  r fonnanct:  
uses DC signal to measure the linearity of an ADC. (2) Dynamic I't rfunnaiict: measures 
the performance under certain speed using spectrum analysis metho<l and sine wave a.s 
input. 
5.3.1 Static porforiuaiicc 
Without considering the speed, one basic equation is used to e.xpress the ADC func­
tion by defining its transfer function as: 
^output — ^'^ITipuf "f" ^ (•^•1) 
where Voutput is the reconstructed analog value from digital output of the ADC. Equation 
(.5.1) provides the definition of the gain of a converter as a, and the offset as b. .An ideal 
.\DC should have a = I and 6 = 0. In reality, after best-fitting the ADC transfer 
function, there is alwavs some deviation of a and 6 from their ideal values. 
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Besides gain and offset variations that reflect the overall static performance, the 
detailed linear property on each code should be characterized. When drawing the input 
voltage vs. the output digital code, a transfer function of the ADC is obtained. Ideal 
input/output transfer function will be a straight line with 15 degree slope if the input 
and output have same scale. Since the converter performs the quantization on the signal, 
the magitilinle level is no longer continuous but discrete. The real conversion curve will 
then appear as steps with each step representing a discrete level. Shown in Figure o. 1 
are these two curves when n — t with the solid line representing the actual curve with 
ciuantization and the dashed line representing the ideal curve. When the actual curve 
has an offset error and a gain other than 1. the best fit line can be used as the ideal 
curve. 
0  0 2  0 4  0 8  o a  I  
Input analog iignai 
Figure 5.1 Ideal and Real Transfer Function Curves of ADC 
The difference between the ideal curve and the actual curve at certain input value 
is the quantization error. The value of Least-Significant-Bit (LSB) is defined as tlie 
smallest ideal step in the quantization curve. Or it can be written as: 
USB = (.5.2) On * '  
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Anything loss than ±^LSB will not bo havo any difForonco at tho convorter output. 
Thus tho value of ±^LSI3 is generally used to measure whether a distortion is large 
enough to generate error on the final digital output. 
In the above figure, the actual curve is still the one without any other error sources 
except quantization error. In the r»'al case, this curve will havo non-uniforinly distributed 
steps. The Diffcrential-.Xon-Linearity {l).\I.) can he defined as the analog difference be 
t w e e n  t w o  a d j a c e n t  t p i a n t i z a t i o n  l e v e l s  l e s s  1  L S B .  f h o  I n t e g r a t e d - . \ ' o n - L i n e a r i t y  ( l \ L ]  
is defined as the sum of the I).\L. Ihe i(U'al value for D.\L and /.V/, ar«* zero. In 
reality. l).\L should be less than ±UJ)LSH to maintain a ii bit resolution. IL should 
b«' less than ±ILSB. The I.\L and D.\L will give very good insights of the static 
linearity performance of each code of a converter [;}7]. 
5.3.2 Dyiiaiiiic pRrfciriiinucc' 
.\nolher important standard to evaluate the performance of an ADC is the dynamic 
Ijorformance testing, which reflects the ADC i)erformance under certain speed. A sine 
wave with its amplitude slightly smalh'r than tlu- full input range will be used as an 
input. The output digital code will be combined to form a series of discrete digital 
code. A Kast-Kourier-rransform is then performed to obtain tho spectrum where several 
important parameters are defined. Take Tigure o.2 as an e.xamplt*. 
(l)SFDR: Spurious-Free-Dynamic-Range. In many cases, it is simply referred to as 
dynamic range. It is defined as the distance between the signal level and the highest 
tone other than the signal and the DC component. This indicates the largest input 
signal range that the converter can convert without any distortion. 
(•2)SNR: Signal-to-.\oise-Ratio. It can be defined in many Wfiys. A broad definition 
is : 
SSR = (o.:)) 
X I  P o w e r  other 
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Figiirt' Dynamic Performance Definition of ADC 
.\ confined definition is : 
.S'.V l i  = ^^  ^ 
53 ^ OWtl uf/irr ^  ^ ' /larTnunii: 
In this case, another parameter is to define rotal-llarnionic-Distortion as : 
T H D  =  ^  (5.5) 
^ • Old t hurmuTitc 
Both definitions of S. \ f t  are used in the literature. However, only the first one is used 
in this thesis to take into consideration of the influence from harmonics. Sometimes, 
the first definition is also referred to as S.\ DR (Signal-to-Xoise-plus-Distortion-Ratio) 
or SIXAD (SIgnal-to-.Voise-.And-Distortion-ratio). In tliis thesis, S.\R and S\DR are 
consider a^s the same concept. 
{3)E. \ '0B:  Based on SXR value, the EfFective-.\umber-of-Bit(£'.V'Ofl) is defined as: 
E X O B  =  { S X R  -  1.76)/6.0'2 (5.6) 
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lor a sine wave input with its peak-to-peak amplitude the same as the maximum input 
range of  the  ADC. ESOB points  out  the  ac tual  achievable  output  b i ts  f rom an ADC 
under certain conversion speed and input signal frequency. From this point of view, it 
is a very important parameter and is widely used in literature. 
(•l)A'o<,sf floor. The noise floor is due to the quantization errors and all other noise 
«ource«. Under ideal cases, the noi'ie floor is only flue to the cjuaiitization error which is 
calculated in [37]. However, when there are other noise sources, such as those coupled 
from the power supply, the clock jitter or device noise, the noise floor will be raised. For 
different applications and different designs, the amount from other noise sources is quite 
different. Therefore, it is impossible to have an universal equation to describe where the 
noise floor would be. In generally, if an error is random in nature, it results in the rising 
of noise floor. 
{b)Dis to i i ion  tone  It is caused by deterministic errors. The error source may be from 
an asymmetric circuit layout, the clock generator and devices along the data path. In 
the frecpiency spectrum, spurious tones are generated because these «>rrors tend to repeat 
periotlically. These tones are called distortion tones. Observing the spectrum in Figure 
0.2. there are many distortion tones. The direct influence of these tones are reduced in 
dynamic range or SFDR. In many cases, the tones are very high compared to the noise 
f loor ,  they become the  dominant  fac tors  when comput ing S. \ l i  and ESOD. 
5.4 Basic Structure of ADC 
ADCs are generally divided into two main types: (1) Xyqui i i t  converter and (2) 
Oversampling H - A converter. In Nyquist converter, the input and tiie output has 
one-to-one linear relationship. Theoretically the input signal frequency can be up to 
the \yquist rate (though in reality it is difficult) with close to ideal ESOB. On the 
contrary, S — A converter is based on oversampling and noise shaping techniques. The 
output is modulated and there is no one-to-one linear relationship between the input 
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sample and the output code. This type of ADC is mainly used in low speed and very 
high resolution application. The oversampling ^ — A converter will not be discussed 
in this dissertation. The structures that will  be discussed are those used in Xyquist 
.IDC's. 
(1) Flash structure: It contains 2" comparators which can directly determine the 
qiiaol i/ntion level and generate the digital code by decoding. It provides by far the fastest 
conversion speed as well as the shortest latency with moderate resolution (appro.ximate 
(j bits). 
(2) Pipelined structure: It contains several stages, each stage is a flash type sub-
converter which generates one or more bits and later on combined to output ii bits. 
Kach stage can have same or different bits of resolution as long as the total number 
of bit is II. The total comparators used in pipelinetl structure is much less than 2". 
Therefore pipelined converter is mor«' cost efficient and is the most commonly used 
structure for high speed and high resolution applications. I'he pipelined structure can 
also achieve the same throughput as the Flash converter in that it can provide one new 
conversion output for each clock cycle e.xcept that the period of the clock cycle is usually 
longer than that of a flash converter. The drawback of the pipelined structure is that 
its latency is much longer than that of the flash structure. 
(;j)Two-step structure: It utilizes two stages with each stage as a flash converter to 
do the conversion. It dramatically reduces the number of comparators but still has a 
rather low latency. It can be regarded as a special type of pipelined converter. However, 
since many circuit design techniques can be used to further boost the performance of 
this structure, it is usually listed separately. 
{4).Another alternative of pipelined structure is by using one stage over and over 
again. This is called algorithmic converter. The hardware cost is much lower than 
both pipelined and flash structures at the cost of longer conversion time. It has the 
same latency of a pipelined structure but it can not provide one conversion for each 
clock cycle. Therefore the throughput is very low. It is a good choice for low speed 
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application. 
5.5 Classification of ADC 
riie detailed inipleinentation of a ADC tan have many different llavors. Therefore it 
is hard to compare two ADCs impartially. First of all, the technology used in designing 
.IDC can be any of the many kind.s that are available today, from low cost C.MOS, 
UiC'.MOS to i3i|)olar ur ratlwr e.xpensive Ca.As. Secondly, with the same technology, 
the ar< hitecture can be quite different. 1 hirdly. even with the same technology and the 
same architecture, there are still a lot of other differences to be considered. Therefore, 
it is hard to categorize ADC according to only one standard. 
Besides the two main types of ADC discussed before, they can also be categorized 
according to the different structures above. Or they can b<' cat»'gorized according to 
their application, their speed and resolution. In this work, the ADC's are categoriztnl by 
considering wheth<'r channel parallelism is applied in the top architecture, .\ccorfling 
to  th i s  po in t  o f  v i ew,  a l l  ADCs  be longs  t o  e i t l i e r  . ' i i t u jU  da ta  pa th  conver t e r  o r  i nu l t i pU 
(lata path converter. A single data path converter will require the mininuim hardware 
while multiple data path one will increa.se the hardware cost by a factor of the immber of 
paths that are used. The concept of single/nuiitipiedala path referred in this dis.sertation 
doesn't apply to certain kind of noise shaping structures for the reason that the noise 
shaping needs to have feedback and thus establishes multiple data loops. 
5.5.1 Single data path converter 
.As stated above, the single data path structure applies to those converters where no 
signal processing is done in parallel style. It can have any kind of the structures discussed 
above. There are many good reasons to use single path data converter. It is simple, 
small and thus relatively cheap. Almost all the reported ADCs are single data path 
converters. However, the performance, especially the conversion speed, is always limited 
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by iIh '  tcclmology that is used. I 'sually the iippor limit of speed is set by the speed 
of the ainj)lifier that can be reached in that technology. When considering to achieve 
higher throughput without using any advanced technology, converter having more than 
one data path is becoming attractive. 
5.5.2 Multiple data patli cuiivttrtiu* 
A multiple data path converter is delined as converter that has similar or itietitical 
converters working together. Kach single converter is called a conversion channel. The 
detailed structure of «'ach channel is ili 'termiiied by the application retiuirenu'nts. Some­
times this kind of converter is also called "parallel" structure since dilferent converters 
(channels) are working in parallel. In this thesis, a formal name of Time-Interleaved 
ADC will be used to represent this type of converter. 
5.5.2.1 TiiiUJ-hiterlcavc'd A D C  
riie architecture of a time-interleaved ADC with M channels operating at an overall 
s ampl ing  r a t e  o f  / • ' ,  i s  shown  in  F igu re  o . ; ] .  Each  channe l  i s  a  comple t e  n -b i t  ADC.  
Pile S/ll block at the front of each channel samples the analog input at alternate time 
intervals and the sampled value is converted into digital code at a speed of ^ within 
each channel. Digital outputs from all channels are recombinecl by the digital multiplexer 
that provides the full data rate of The biggest advantage of this structure is the 
speed rela.xation by a factor of M on each channel so that the comple.xity of analog 
circuit design of each channel is loosened. With the same technology, if every channel 
can achieve a speed of / .  the combined speed can be Mf. Therefore, it is an attractive 
way of enhancing the speed of ADC. The idea is introduced in [1] in 19S0. Ever since its 
first introduction, its application has been limited to ultra high speed sampling system 
with advanced process due to its hardware cost and its unique non-ideal error effects as 
discussed later [42, 43. 44, 45]. 
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5.6 Performance Limiting Factors 
Tliert' are many factors affecting tlu' final ADC's  pcrformana'. It ran bo categori/ed 
as the iiillueiue from device parameters, such as lU'vice sizes, values, shapes, etc.. the 
influence from clock gmierator and noise coupling from otluT circuitry through power 
snp[)ly or substrate. Since the elfect of clock generator catniot be «'asily measured stati­
cally, it.s elfect is usually analyzed through AD( "s dynamic performance (or in frecjuency 
spectnnn). 
5.6.1 Devicc parainott'rst 
Device parameters may include various things. It may be the absolute physical pa­
rameters such as capacitor size, switch size or transistor size, or the relative parameters 
such as matching. 
The design of device parameters always involves lot of trade-olfs. For e.xample, the 
choice of capacitor size must take into account of the resolution and the speed require­
ment simultaneously. In order to achieve certain resolution, the ^ noise must be much 
smaller than 1 LSB. Therefore the bigger the capacitance the better. .At the same time, 
it must be small enough to meet the speed requirement. The final choice is a trade-off 
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between the two. 
Since ahnost all modern circuit designs utilize symmetric differential circuit design 
technique, the absolute values are not always as important as the matching characteristic. 
I 'sually i t  is  the matching characterist ic that  l imits the final performance of ADC. 
Due to this fact, how to correct the mismatch has become a very valuable topic. The 
correction can be done either tlynamically on-chip or one time during factory testing. 
•Ml these are referred to iis ADC calibration [IC. -17. -IS. 49, oO]. 
In the case of multiple data path ADC. the mismatches of gains and olfsets between 
channels will generate additional distortion apart from the device mismatch<'s itself. One 
method to reduce this channel mismatch elfect is introduced in Chapter 7. 
5.G.2 Tiiiiini; errors 
Timing error comes from non-ideal clocks used in an ADC. The accuracy of time 
intervals is easily deteriorated by all kinds of noise and disruptions. .Since the converter 
first needs to sample the analog signal, the e.xact moment of sampling is very important. 
If the sampling is not done at eciual time intervals, differences between ideal and actual 
sampled values will arise. If this is deterministic, distortion tones will appear, and if it 
is random in nature, the noise floor will be risen. 
5.6.2.1 S/H timing error 
In the single data path converter structure, the only timing error will be the S / H  
timing uncertainty error. Since generating clock without timing errors is not possible, 
it is important to determine how serious the induced error could be. 
.Assume the input to be a sine wave with the frequency of F,„ and an amplitude of 
A. The largest error that the timing error can introduce is at the zero-crossing point 
where the sine wave has the largest slope of A2nFi„. Suppose the timing uncertainty is 
5l, the biggest error must be less than: 
A'InFinSt < [LSB 
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Ktiuatioii (o.7) gives the upper limit of the clock jitter when the input signal has the 
maximum allowable input fre(|uency. For example, a ')0 MHz sampling rate ADC at 10 
bit will require less than (i ps timing error. 
5.C.2.2 Tiiiiiiig iiiiiiiiiatcli in iuuUi|>le ilaia path A D C  
Besides the timing error mentioned above, there is additional timing consideration 
in multiple data path ADC. namely the timing mismatch between channels. I 'nlike 
in single data path convert«'r. clock mismatches may be a very important error source 
that limits the ADC performance in multiple data path ADC [ l2|[ol]. In Chapter G. a 
calibration method is proposed to deal with such timing error effects. 
5.7 Summary 
ADC is very important in modern signal processing. It suffers from many non-ideal 
effects such as mismatches, noise, etc. In order to improve the performance by satisfying 
the critical rec|uirernents. calibration is necessary. 
.As an attractive approach of achieving higher throughput, time-interleaved ADC has 
unique advantages over single data path converters. However, it has additional problem 
that needs to be taken care of : channel mismatch. This includes mismatches from the 
channel gain, offset, non linearity and timing. In the following two chapters, two new-
methods to calibrate the above mismatches will be discussed in detail. 
7(5 
6 CALIBRATION OF TIMING ERROR EFFECTS IN TIME-
INTERLEAVED AID CONVERTER 
6.1 Introduction 
In recent years, a j^eneral treiui in wireless coinnuinication systems is to push the 
digital signal processing circuitry toward the front end as much as possible. Ihis trend 
imposes stritigent rec|itiremetils on the design of analog-to-digital converters. ADC's for 
such application not only need to have high speed (> ')0.\///r) and high resolution 
(> l'2bit . ' i ) .  but also recpiire large dynamic range (Sl' DIt > SQdU) [o2] [•')•'}]. All of these 
make the design of traditional pipelined ADC for this application more didicult. 
As an alternative approach for such application, time-interleaved A/D converter re­
laxes the speed of each channel and makes the design easier. However, as mentioned in 
the previous chapter, care needs to be taken on additional issues inherent in this type of 
converter, .\lthough different techniques have been proposed for reducing the effects of 
channel parameter mismatches [18][r)-l][.>')]. not much work has been proposed to reduce 
or calibrate the effects of timing errors. However, as will be shown shortly, timing errors 
in time-interleaved ADC can greatly degrade the performance, and in many cases it 
can become the dominant factor that limits the application of this architecture [oG]. In 
this dissertation, a digital background calibration technique ba.sed on interpolation is 
proposed to reduce the channel timing error effects, especially the skew effects. Since 
most of the calibration process is carried out on the digital outputs, very little change 
i s  needed  on  the  ana log  pa r t  o f  t he  ADC.  
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6.2 Timing Errors in Time-interleaved ADC 
Thf architfctiire of a limt'-interleavcd ADC uitli M chaiiiit 'ls op«'rating at an overall 
sampling rale of F, is shown again in Figure G.l. l lie tletailed structure of each channel 
does not alfect the results of the proposed technique, l lie only reciuireinent is that each 
ind iv idua l  channe l  shou ld  be  a  comple t e  ADC.  
UigiUl Out Vin 
S/H 
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S/ll  
S/ll  
n Bil VD 
nBIl A/U 
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Figure ().I I ime-Interh'aved ADC 
Different channels convert samples according to the seciuential clock pha-ses Oo. 0|. ... 
OA/-1 <it the rale of /•',/.\/. Digital outputs from all channels are recombined by the digital 
multiplexer that provides a full data rale of F, sample/sec. .Since ihe sami)rmg clocks 
for individual channels are generated by a nuilti-pha.se clock generator, timing errors 
on the sampling instant of each channel is unavoidable. There are two typos of timing 
errors to be identified. (I) Clock skew: A/,, dtltrrniuhlic difference between ideal 
and real sampling edge. Clock skew is mainly due to device mismatch and asymmetric 
layout of the clock generator. It can also be caused by the disturbance from the power 
supp ly  wh ich  may  con ta in  a  de te rmin i s t i c  componen t . (2 )  Random jitter:  S t , ,  random 
changes on the clock edges (also known as noise). Random jitter is mainly due 
to device noise and random noise coupled from the power supply and substrate. These 
two effects are illustrated in Figure 6.2. If channel 0 is used as a reference and channel 
78 
i  lias a clock skew of A/,, this will cause llie sampled value x, to have an error of Ax.. 
The deterministic clock skew error will product' an unwanted phase modulation on the 
output data and create unwanted tones. .Vs a result, the SFDH will be ilegraded[l]. 
Due to the random jitter, additional error on the sampled data will result. Since 
this elfect is random in nature, it tends to spread out the effect on the whole output 
>;p< '<  t r i im  by  r a i s ing  t he  no i se  f loo r  and  hence ,  r e su l t s  i n  dec re i i s e ' d  S . \  IL  
.As an illustration, a simulated output spectrum of a time-interleaved ADC with only 
clock skew and random jitter effects is shown in Figure 6.3. The ADC has S ideal 
channels, and ejich channel has 11 bits of resolution. The random jitter is assumed 
to have a uniform distribution within a range of ±0..")% of the sampling period, ie. 
St, € [—O-OOoTa.+0.00o'r , ] .  The clock skews are assutncd to be within the same range 
with a different fi.xed value for each channel. The input is a pure sine wave with amplitude 
slightly less than the full range. Shown in Figure 6.3a is the ideal case without timing 
error. .As shown in Figure 6.3b, the ADC that suffers from clock skews and random 
Ch 0 Ch i 
Figure 6.2 Illustration of the Klfect of Clock Skew and Random 
.Jitter 
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jitter has unwanted tones and higiier noise floor. Botii S F D f i  and S N R  are reduced 
to be less than 70dB while the ideal 14-bit ADC has a Sf'DR of I'iOdB and a SNR of 
8odB. 
For wireless coiiunuiiication applications, the S F O R  of the ADC is of major concern, 
hence all analysis and therefore the proposed technique will concentrate only on skew-
effects. A detailed analysis of rlnck <In«'vv clfec t is rarrii-d out ii\ the Appendix. Similar 
analysis can also be found in [olK')"]. For an input signal with a Fourier transform of 
A'(u,'), the ADC output spectrum can be written as: 
>;(*•)  = ~  E t  (G.l)  
1=0 ) t=-:c •"  
where w'j is the sampling frequency, and A// is the clock skew of the /th channel. The 
term no/.sf in Equation (G.l) contains both quantization noise and the tioise due to 
random jitter. When the input signal r{l) is a complex sinusoidal signal, the output 
spectrum due to clock skew alone becomes 
w t (C.2) 
1=0 i,=-x 
For k = 0, it represents the desired signal, which has a magnitude of 
The unwanted tones appear near multiples of with k ^ 0. The SFDR can then 
be calculated a.s th«' difference between the magnitude of the desired signal and the 
magnitude of the highest unwanted tone. Notice that the number of channels deter­
mines the number of unwanted tones. The magnitudes of the clock skews determine the 
magnitudes of the unwanted tones. 
Traditionally, there are two approaches that help to minimize the timing error effects. 
The first is to use a front-end Saniple-and-Hold (S/fl) [o-l]. Since this S/U uses only 
one single clock to sample the input signal, it does not have the clock skew problem. 
Notice that random jitter still exists. The main challenge of this method is the need to 
design a high-accuracy S/H operating at the full sampling rate of F, that can drive all 
the following S/Hs and settle to the desired accuracy within half clock cycle. Another 
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approach is to design a very low clock skew antl low jitter multi-phase clock generator 
(for example, usitig clelay locked loop [oo]). Nevertheless, it remains a challenge to 
achieve low clock skews between different clock phases. 
6.3 Post Conversion Background Calibration Through Interpolation 
If each channel in the ADC is ideal, the digital output of each channel will represent 
the correct magnitude at the actual sampling instant. The unwanted tones are generated 
due to the fact that no timing information is given to these digital outputs and these 
outputs are then interpreted as the outputs at the ideal sampling instants. However, it 
is possible to reconstruct the original signal based on the digital outputs at the actual 
sampling instants if the timing information is known. Jenq [58] proposed a method to 
reconstruct the original signal by processing the digital outputs in frequency domain. 
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riiis approach is suitabk' for instrumentation applications. However, it may not be 
suitable for real time applications such as wireless communication applications. 
G.3.1 luterpoiatioii tUgorithiii 
To alleviate the effect clue to liming errors, a digital techniciue based on interpolation 
i< pn>|><>^ed ill llii»i diss<'rtatii)ii. I lie liasic ifl(>a is as follows: Assume that there is oidy 
one channel that has timing error, the output data are given as •• •.(/,_,). y,_i. </, + 
-Aiy, + i/. + i. i/i+j • • • i it the corres|)onding sampling instants of • / ,_i./. + 
A/, + J/,./,+i.• • •. where Ay, + Sy ,  represents the difference between the actual 
output and the ideal output. To correct the error added to y,, one can estimate the 
actual value of ly, using the output data • • • .  y,-:). i/.-j. y-1. (/, + Ay, + y,+i. y,+2 • • • 
by interpolation if the liming «'rror A/, + St, is known. .Mthough the clock skew A/, 
can be mea.sured as discus.sed later iti this chapter, the random jitter <)/, at a particular 
time instant is difficult to measure. However, the random jitter has zero mean and it 
does not affect the SFDR. I herefore. the error due to random jitter is assumed to be 
negligible (i.e. Sy, = 0 and St, = 0) to simplify the problem. It is also tru<' when the 
effect of skew is the main concentration as in tlu' wireless comnumicalion systems. 
( sing this basic algorithm, the entire ADC with calibration has an architecture a.s 
shown in Figure 6. t. .Notice that the architecture has two major characteristics: First, 
t he  p rocess  i s  done  n f t t r  t he  conve r s ion  o f  each  cha in i e l .  Second ,  i t  i s  done  in  t he  d ig i ta l  
domain, which means that there are no major changes in the analog circuit design. These 
characteristics are very important since any additional high-speed analog circuit will be 
difficult to design. 
.Although different interpolation algorithms can be used to estimate y , .  an iteration 
algorithm based on Xtville's method [o9] is chosen. Since this method is considert?d 
to be a linear interpolation method, no extra unwanted tones such as inter-modulation 
products will be generated. .Assume that there is only one channel that suffers from 
clock skew, the interpolation problem can be formulated as follows; 
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(liven an input signal (/(/) an<l a number of ADC output samples 
• • • • • i /i-i )• i/i + i/i+i )• - yi+j) • • •• 
find the value of y(.s) for a given instant .s where ••• .s,., = = 
t ,  + A/,..s,+i = = /,+j.- • • and the notation (>;. y/) represents the ADC output 
sample i// at instant s/. 
To make it convenient for the it«'ration operation in the interpolation algorithm, a 
two ilimensional array //,,/ is delined with / corres|)oiuling to tlu' iteration step, l lie 
initial values are ecjual to y^'s (h ^ /) and y,.u is equal to the output y, + Ay, 
that sulfers from clock skew. Assume that .s is any time instant between 'Unl 
•^i+/./2-o.r. where L is the number of points (assume to be odd number) to be used in the 
interpolation. For / < L. the interpolation is based on the following iterative equation 
(••i - ••*k)yk-\ j - i  -  (.s- - ... 
ykj = (6..}) 
- »k 
I'sing the above equation, a final result i/i+u/j-o.ri.ti-i fan be obtained. It represents the 
estimated value of tiie ADC output i/(.s) at the time instant .s. Therefore, based on the 
digital output values at the sampling instant of • • • .  /,_2. ' i-i. + A/,, /,+i. /,+j. • • •, the 
correct digital output y, at = t, can be estimated if the timing error due to clock slew 
A/, is known. When more than one channel have skews, equation (6.. 'i) still holds e.xcept 
8;{ 
that .Sjt = t ) .  + A/a; for h — -  A/- + O.o ~ L/ '2 — 0.5. and the same algorithm can be used 
for correcting the output error for each channel. 
G.3.2 Siiiiulatiuii results 
fo demonstrate the propo.sed technique, a time-interleaved ADC is simulated with 
the same setup as discussed in Figure 6.;}. .An example is given for the case when 
the ratio between the sampling rate and the input signal, /f,. is equals to •V-i. Figure 
().") shows the ADC output spectrum before and after interpolation. In this case, a 
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Figure a.') ADC Output Spectrum (a) before and (b)after 6-point 
interpolation 
6-point interpolation (using 6 outputs to estimate y,) is used. The output spectrum after 
interpolation shows that all the unwanted tones due to clock skew are greatly reduced 
and the SFDR improves significantly. However the noise floor due to random jitter 
remains the same. In Figure 6.6 gives the simulation result of having three different 
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input signals. This result clenionslrates that the interpolation algorithm is a linear 
algorithm and can be used to correct any input waveforms. Since SFDR is the most 
important specification in wireless communication applications, simulation results are 
compared in terms of SFDR vs. li, in the following. The result is shown in Figure 
G.7. Curves corresponding to the SFDR before interpolation and after "i-point, -l-point. 
S-point. IG-point and 32 point interpolatiuns are shown. 
Figure 6.6 ADC Output Spectrum with Three Input Signals (a) 
before and (b)after 6-point interpolation 
It can be observed that there is 20 — 60dB improvement in the S F D R  after applying 
the proposed technique depending on the number of points used in the interpolation 
and R,. In many cases, the unwanted tones virtually disappear under the noise floor 
so that the improvement is limited to the noise floor level. It can be further observed 
that as the input frequency approaches the S'yquist rate (/?, = 2), the improvement of 
the proposed method becomes less effective. This is due to the fact that fewer sampling 
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of Points 
points are used in one cycle of sine wave in the interpolation to estimate the correct 
output. .Notice that when more points are used in the interpolation, the performance 
will be improved, especially for input frequencies close to the \yqui.sl rate. For most 
applications, a ma.ximuni luunber of 32 points used for interpolation is sufficient since a 
SFDR of higher than 100 dB can be achieved for an input signal frequency up to 1.5 
times less than the XytjuiM frequency (i.e. /?, = 3). .Simulations are also performed 
for multi-tone input signals. The results are similar to the single-tone case, and no 
inter-modulation products are generated in the output spectrum. This indicates tiiat 
the proposed technique is inherently linear. 
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G.3.3 Tlicorctical analysis 
To furtlitT iinclerstaiul the effectiveness of the proposed techni(|iie, theoretical expres­
sions for the SFDlt after interpolation are presented in this section. The first step is to 
analyze the case with only one chainiel suffering from clock skew. Errors due to clock 
skew will be analyzed for several cases namely : without interpolation, with 'J-point 
interpolation and :j-point interpolation. 
With = l / f u i  <'iii<l = l// 'j. several terminologies are defined as follow: --
^ ~ ^ ~ TT- sampliiKj ratio, and c is deiined as the 
jx ret nt(i<j( of clock skew for a given sampling period .Assume that the channel 
that suffers from clock skew samph's the input at the instant I + A/ where / is the 
ideal sampling instant for this channel. Kor a complex simusoid input without digital 
interpolation, the ADC output values for the instants hefor*' and after / can be written 
;us (/. (J ).(/ + '/ ' , .  (^+ 
2/',. ) and the error due to clock skew. t r r \ .  can be expressed as 
OT, = ,  ( G .  l) 
where is the ideal output value at t .  If a diri 'ct Fourier transform is applied to 
this error, it can be expressetl as 
- --.J) (G.5) 
Since the channel that sufTers from clock skew samples the input every MT,  seconds, 
this sampling mechanism causes unwanted tones to appear across the spectrum and the 
result can be expressed as Thus the magnitude of tlu' 
unwanted tone at is equal to -^^(1 ~ 1 I ) -  ^ince S F D R  is defined as the 
ratio between the input signal and the highest unwanted tone, it can be expressed as 
S F D R  =  ' I Q l o g i o  \  —  1 ) 1 -  L ' s i n g  t h e  t e r m i n o l o g i e s  d e f i n e d  e a r l i e r ,  t h e  S F D R  
without interpolation. S F D R x ,  can be written as 
S F D R ,  = 20/o</,o I -1)1 (6.6) 
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To simplify the expressions fur the derivation of tiie S F D R  of the 2-point interpola­
tion (SFDRi), define j 'l, yy, xj arid t/2 follow; 
[ • ' • '2-yi)  ^  ( / +  A / . )  
riu' result after the 2-point interpolation, i i ip i .  for the time instant t  can be written as: 
,  , ,  v y - i  ~  u l  inpi  = ux -t- ( t  -  J-,)  j-2 - J'l 
and the error between the interpolated value ami the ideal value, i r r > .  becomes 
I  r r  > - -  i i ipy — t 
V\'ilii tlu> terminologies definetl above, tlie abov<' e(|iiatioii cati be rewritten a.s 
,rr, = — , J-'/'"''-'-' -I- 1 + 
• 1 + c I + c ' 
Similar to the case of without interpolation. SFDRj can be derived as 
SI-1)11, = -iO/ouio I .U/( _ 1, I (li.s) 
I -f- c 1 + (• 
The S F D R  for the ;{-point interpolation. S F D R u  can also be derivetl using the 
above steps, j-q. .I 'l. x >. 1/0. !/i. y> can be defined as follow: 
(j-o.yo) ^ (/-
(j-i. '/i) ^ (/-h 
(•rj . i / j)  ^  ( t  + 
The result aft«'r the :{-point interpolation. for the time instant t .  and the error 
between the interpolated value and the ideal value, f rrj. are given as: 
/ f j / j r ,  =  { ( t  -  X o )  *  ! l i i  -  ( t  -  x - i )  *  -  J - i i )  
t r r- i  = Jnp3 -
where. 
1/01 = ((< - xo) » 1/1 - (/- o-i) » i/o)/(j*i - J-o) 
yi-2 = ((^ --ri) » 1/2 -  - Jj) • l/i)/(j-2 -  J-i) 
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I sing the teriuiiiologics clt 'fined above, trrj ciin be expressed as 
(i'l'. — ^ ( " ( j + i j. 11) 
2  1 - f ^  [ + c  
rhe corresponding S F D R  can be written as 
>rDR, = -iO/oy.o i -  2) I (O.IO) 
1 — C- 1 + C- 1 — (• 
Froni the above analysis, it can b«> oi)servecl that all the errors after interpolation are 
only related to the input samples and no inter-modulation products are produced. Thus, 
as stated before, the proposed technicpie is linear, which is a very important recjuirement 
for wireless cominunication applications. Furthermore, although the above analysis is 
obtained by assuming that there is only one channel that sulfering from clock skew, 
the same steps can be used to analyze the cases of having multi-cliann«'ls sulfering from 
clock skews, except that the expressions become more complicated, .\evertheless. the 
analysis fcjr the case of having only one channel that sulfers from clock skew can be 
used to predict the results for having multi-channels (and all the channels) that sulfer 
form clock skews. Ihe comparison is shown in Figure G.8. [ 'he curves with markers 
represent the results from simulation, fhe above theoretical analysis matches well with 
the simulation results before the magnitudes of the unwanted tones are lower than the 
noise lloor caused by random jitter and ((uantization error. Therefore, the above analysis 
steps can be used for predicting the SFDRa for the case where more than one channel 
sulfer from clock skews. 
For high order interpolations, analysis similar to the ones shown above can also be 
carried out. However, the expressions become complicated as the order increases. .An 
empirical formula is proposed to estimate the SFDRs so that, during the design stage, it 
can be used tis a guide line for selecting the recjuired order for a given SFDR recjuiremenl 
and a given maximum input frequency. This empirical formula can be written as 
%20/o(/io(«f-C) (6.11) 
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Figure 6.8 Comparison of the Analytical Results and the Simu­
lated Results (curves with markers) 
where the parameter d d  is related to the rmmber of points ( L )  used in the interpolation 
and the paranu'ter C is related to the magnitudes of the clock skews. These two param­
eters are found by fitting equation (j.ll in to the sinudated results, "lable 1 shows the 
values of these two parameters after fi t t ing.  Based on these results,  the parameter dd 
is found to be appro.xirnately equal to and the parameter C is roughly equal to 
10^ 2' ' ' '  where C \  is equal to S F D R i  at R ,  = 2. With these appro.ximations, the 
empirical formula gives very good results for L less than 32 as shown in Figure 6.9. .As 
before, the curves with markers represent the simulated results. For L greater than 32. 
the SP'DR increases rapidly as ft, increases and the results predicted using equation 
6.11 start to deviate from the simulation results. However, the same formula can be 
used for L > 32 if the parameters dd and C are increased by 25% and decreased by 
one-tenth for every 50% increase in L, respectively. 
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Table (i.l Parameters dd  and C for the Empirical Formula 
Points A Order dd  Offset C 
I I 8:{.97 
2  1.87 :{C.01 
I 3.G2 S.S6 
8 G.IO 1.;}3:J 
IC lO.l G.l)7e-l 
17 G.G7e-.5 
6.4 Digital Background Clock Skew Measurement 
As mentioned al)ovf. the iiiter|K)lalion can only be carried out if A/, (cluck skew fur 
a particular channel) is known. This can be obtained through calibration cycles either 
before' or during normal oixTution. Calibration before normal operation can be carried 
out using the following procedure. Initially, each channel is assumed to be an ideal 
ADC. During the calibration cycle, a pre-determined linear ramj) signal is fed to the 
ADC. Ideally, the digital output will be proportioiud to the sampling instant and the 
corresponding digital output values can be obtained. If clock skew e.xists. the output 
values will be different from the ideal values. Hence, clock skews can be measured by 
coniparing the difference between the actual output values and their corresponding ideal 
values. The measured clock skew for channel t can be determined as 
A/, = - (6.12) 
slope ol the ramp 
where is the difference between the actual output value and the ideal output value 
at the ideal sampling instant 
For the above measurement, the ramp signal should have a slew rate fast enough 
to obtain an accurate clock skew measurement. It is assumed that the minimum clock 
skew need to be measured is sfcewmm seconds and the ADC has n bits of resolution. To 
measure the clock skew. A/), has to be greater than 1 LSB. Then, for a given .ADC full 
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input range. \ lln' minimum slope of the ramp can In* determined as 
^  f u l l s c t t l r  . . .  , , ,  ,  
"""j/upr = T- •. (O.I.J) 
i" X .sA.-f 
.Although the accuracy of the above clock skew measurement is always affected l)y 
random jitter, the effect of random jitter is usually smaller than the effect of clock skew. 
In addition, the random jitter will have zero mean. Therefore, by repeating the above 
clock skew measurement procerlure a niunber of times, it will average out the effect 
of random jitter and an accurate measurement of clock skew for each channel can be 
obtained. By performing this method on every channel, the clock skews for different 
channels can be obtained. 
In the literature, there are also other methods used in instrumentation equipments to 
accurately measure the clock skews, for example in [60]. However, clock skews may vary 
due to aging and temperature variation. Furthermore, the actual clock skews may vary 
y-' 
(luring normal operation after the calit)ration cycle is finislied. This is due to the fact 
that diiferent circuits or systems are applied to ADC during normal operation. .As a 
result, the deterministic component of the power supply and substrate noise that affects 
the clock skew will be different. Therefore, a background measurement may be retpiired. 
.A method of background measurement tiiat recpiires no major changes on the analog 
part of t!ie ADC is proposed in thi< di««''rtati<Mi. Figure (>,10 shows the required tiiodifi-
catioii on each channel. A ramp sigtial I,, with period of 7"v is added to the input signal 
before each Sj H samples the signal. If the in | )Ut signal is assuiiu'd to be zero, the output 
of each ADC will be a DC value proportional to the clock skew and the slope of the 
ramp as discussed above, if the input is aiiy signal with zero mean, then the clock skew 
c a n  b e  e s t i m a t e t l  b y  f e e i l i n g  t l u '  o u t p u t  o f  e a c h  A D C  t o  a  d i g i t a l  l o w  p a s s  f i l t e r  ( L P F )  
as shown in (ligure (i.lO) such that a DC value pro|)ortional to the clock skew can be 
obtained. (.Notice thai the LPF also serves the purpose of filtering out any random 
jitter, which may affect the measurement of clock skew.) Since this DC \ 'ahu' appears 
at the output of the channel, the estimated clock skew value for channel i. FD,. has to 
be subtracted from the output channel i  before interpolation can be performed. .Notice 
that it is quite possible that none of the ED,'s are equal to zero since the sampling 
instants of any channels may not happen at the instant when li- crosses zero. To have 
meaningful results from the interpolation process, one of the channels is assumed to have 
no clock skew and is used a.s reference. Then the relative clock skew for channel i  can be 
calculated by subtracting the estimated clock skew value of the reference channel from 
ED,. 
The digital L P F  is required to have a very low cutoff frequency and high order so 
that low input frequency signal will not be attenuated when FJD, is subtracted from 
the output of each channel. To minimize the hardware requirement, the LPF can be 
realized based on averaging .V number of outputs using a simple accumulator as shown 
in Figure 6.10. The output of the accumulator is then used to update the estimated 
clock skew value (stored in register /?,) at a rate of F,/.\ l.\ ' . To obtain a good clock 
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skew estimation and to allow very low in|)Ut fr«*(iuencv signal, a large .V should be used. 
Since a l)( '  value proportional to the clock slew of each chaiuiel will b«' added to the 
input signal during the background ski 'W nieasurenient.  the dynamic range of the ADC 
will be reduced. To estimate this degradation, lirsl a.ssmne that the input is zero. Then 
a clock skew of ioO'X of T, can be measured by each channel when the slope of the ramp 
input is ( '(lual to IWr//'j. Since is represented .is 2" at the ADC output 
where i i  is the resolution of the ADC. a given cdock skew range of ±j'/( (< ) of T, 
will have a value within a range of where p can be determined to b»' 
bits and is us«'d for representing the value of l \  D,.  Therefore, the reduction in dynamic 
range of the ADC is given as 2" -  2''. .\s an illustration, if there is ±')% of clock skew 
and the ADC is  11 bits,  p will  be equal to 11 bits and the dynamic range of the ADC 
will drop from SI.:J dB to Sil.l dB. From this e.xample. it can be observed that even 
though the clock skew is quite large, the reduction in dynamic range due to background 
clock skew measurement can still be neglected. For a more practical clock skew of ±0.5% 
of T,, p is equal to 8 bits and the reduction in dynamic range is 0.15 dB. 
For practical realization, addition of Vj,, and Vj. in Figure 6.10 can be implemented 
by a slight modification of the S/H in each channel as shown in Figure 6.11. For 
conventional S/H. nodes A and B are usually connected to the comrnon-mode voltage. 
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Instead, they are connected to the ramp input such that the addition of V',„ and Vv 
can bo obtained. As a result, there are no major changes on the analog parts of the 
ADC. If the clock skew is within ±0.257',. the rarnp signal can also be replaced with 
a triangular wave or a sine wave with a frequency of l/r, (Figure G.l'J). which can be 
generated at high frequency through the use of the main ADC clock that has the same 
frequency. When sine wave is used, tlio ED, should be corrected by the inverse sine 
function before applied to the interpolation process. Xotice that the overall noise Hoor 
of the ADC will increase slightly due to the random jitter associated with the ramp 
(triangular or sine) input. However, the SFDR will not be degraded iw long as the 
connections between the ramp input and the individual S/lls are short and identical 
by laying out all the switches .^'is (Figure (i.ll) of different S/lh at one place. .Notice 
that mismatches between >'is will not affect the overall S[-'DR since any clock skews 
due to this mismatch will be measured by the background clock skew measurement and 
the output values will be corrected by the interpolation algorithm. 
0\ Si Si/0^ 
Vout+ 
A 
^ Vr 
Figure 6.11 Sample-and-Hold/Adder in Each Channel used in the 
Proposed Background Clock Skew Measurement 
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6.5 Practical Consideration for Digital Interpolation 
.Although tiie interpolation algorithm can be realized as an iterative process described 
by Equation (6.3). it may not be fast enough to produce outputs at a data rate of F, 
unless a pipeline architecture is used. Fortunately, it can be shown that the interpolation 
algoritiuu can be realized as a I' lH filter. Therefore, the hardware complexity can be 
greatly reduced and high-speed operations can be obtained. .\s an example, assume 
that there is only one channel that suffers from clock skew, and a .J-point interpolation 
is used. Then, equation (6.9) can be rewritten as: 
1 -c 2 
, „P3 = ( yn + - ^yn-\  + ——yn-l)  
> ]  —  r  1 — c' I -t- r 
C 
1 -t- c' 
(6.1-1) 
2 I -
Equation (6.1-J) is similar to the expression of a .'ird order F I R  filter. Interpolation 
with more than .3 points can also be derived using the same principle. For a £,-point 
9(J 
inti 'ipolatioii. it ciui bo observed that a Z.th order F I l i  filter is required, and all the /•'/R  
filter foefficients will be related to the clock skew value as illustrated in ecpiation (G.l l). 
Notice that thes«' coefficients will be fixed until a new clock skew value is obtained from 
the background clock skew nieasureinent. Since the clock slew value does not change 
rapidly over time, a slow but simple hardware can be used to compute all the filter 
coefficients using an iteration operation similar to E(|uation ((>.3). Thus, the computation 
complexity can be relatively simple even for high order interpolation. In the literature, 
a 21-point digital interpolation has also been applied to calibrate a pipelined .-l/JCl-lT]. 
Therefore, high order interpolation as high as points is still {|iiite feasible in practical 
implementation. 
In the above discussion, only one channel is assuiiu'd to be suffered trom clock skew 
aiul. hence, the interpolation luocess is only recjuired every M'l\ seconds. In general, 
all the channels may have clock skews, and every output has to be computed using the 
same interpolation process. In this cjuse. the same i ' I t i  filter can b»' used to generate 
every output, except that the filter coefficients have to b«' time varying and rotated with 
a period of MT, according to the corresponding channels. In other word, a new set of 
|)re-computed filter coefficients has to be loaded to the filter when the filter is used to 
compute a new output. Since there are M chaimels. the number of filter coefficient sets 
is equal to M. 
Similar to most digital signal processing techniques, finite word length will affect 
the results of interpolation as illustrated in Figure (i.l. 'i. Curve (1) is the result for no 
clock skew correction. Curve (2) is the result for a 6-point interpolation with fioating 
point computation. Curve (3) is the result for the same interpolation with only IS bits 
of accuracy in the computation. It can be observed that there is some degradation in 
SFDR due to finite word length effects since extra truncation errors increase the noise 
floor. Nevertheless, there is still 20 ~ 40dB improvement over the one without using the 
proposed technique. Since the interpolation algorithm can be realized as a FIR filter, 
the word length requirement is similar to the requirement for implementing a.  FIR filter. 
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6.6 Conclusion 
A digital background calibration tcchniciuc for reducing timing error in tiinc-intcrlcavcd 
ADC is proposed in this dissertation, riie proposed technique is iiased on digital interpo­
lation. which rec|uires timing information of each channel, lb obtain this information, 
a digital background clock skew measurement itiethod is also proposed. Besides the 
practical issues in implementing the proposed technique, simulation results as well as 
theoretical analysis for addressing the limitation of this technique are presented. .An 
improvement in SFDIl of 20 ~ 60 dB can be obtained depending on the input fre­
quency and the number of points used in the interpolation. The major advantage of this 
technicjue is that no major changes in the analog circuits are required for the ADC. and 
most of the calibration and processing steps are carried out in the digital domain. Given 
the steady improvement on the digital signal processing hardware due to advances in 
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CMOS tochnologics. the proposed technique can be used to realize high-speed and high 
accuracy ADC's for cotnnuinication as well as instrumentation applications. 
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7 CALIBRATION OF CHANNEL MISMATCHES IN TIME-
INTERLEAVED A ID CONVERTER 
7.1 Introduction 
.As discussed in the Chapter 5. time-interleaved structure takes the advantage of paral­
lelism and has the potential of enhancing the throughput of ADC significantly. However, 
additional errors need to be taken care of in this particular structure. Besides channel 
timing error mismatch discussed in the previous chapter, its accuracy is also seriously 
affected by amplifier gain errors, the offsets of comparators and reference sources. These 
errors and offsets will result in nonlinearity and distortions in the output digital values. 
To alleviate this problem, some methods have been proposed, including the self-
calibration technicjues for the two-channel pipeline structure [ ISjjGl]. However, most of 
the self-calibration techniques usually require complex digital circuits, and hence increa.se 
the design difficulties and the reciuired die area. 
In this chapter, a method for reducing the gain error and offset effects by randomly 
rearranging the conversion channels in the time-interleaved ADC structure is proposed. 
The major advantage of this technique is that it requires low digital hardware comple.xity 
and therefore, small die area. 
7.2 Device Mismatches in Time-Interleaved A D C  
To explain the proposed method, the time-interleaved A D C  is shown again in Figure 
7.1. 
Before introducing the proposed method, several assumptions are made. Since dif-
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fiTciit stnu'tiirt's can Ix' ii.stul lo iinplcnient racli //-hit A D C .  it is assuiiit'd thai each 
cunvfrtcr is an algorithmic coiivetli'r. Inside each convert<'r. a comparator is used lo 
compare the input analog signal to a voltage reference and make a l-i)it output decision 
at each clock cycle. During the same clock cycle, the analog signal is subtracted from 
the reference voltage if the output of comparator is a logic high. Phe subtracted value 
i.s then nujjtipiied by '2 to generate the "residue" value. If the output of the comparator 
is a logic zero, the "residue" value is twice of the aiudog input. In the ne.\t clock cycle, 
the residue is sent back to the input for computing the ne.xt bit. .After ti clock cycles, 
n-bit digital output will be generated. 
The residue value Vj for each converter at the time interval i  can be written as follow: 
i ;  =  . 1 ,  X  ( i ; _ i  -  D ,  X  \ „ j )  i  =  1 ,  
D ,  = 1 V , _ l  <  V r r J  
D, = 0 V,_l < Ire/ 
(7.1) 
r.2) 
where .1, is the amplifier gain and its nominal value is equal to 2. I i is the residue value 
at the ith time interval and the input for the i + 1th interval. D, is the tth digital output 
bit. When « = 1, Vi_i is equal to Vo which represents the input analog sample stored 
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in the S/H inside each channel. When i  = i i ,  I j is the final residue analog value. The 
input analog signal to each algorithmic converter at the /th interval can also be written 
HSI 
i;_, =  D ,  X (7.;{) 
• M  ' " M  
where is equal to D, x \ 
lo better sinuilate the real iHsliiljiiLloii uf gain eiiui's aiul oirMt'l.t. the nu'aii value 
of component mismatches is assiimecl to be eciual to zero. For example, the average 
amplifier gain and offset for different algorithmic .\ZX's are e(|ual lo two and zero, 
respectively. Phis is an acceptable assumption considering that tlu' coin[)onent variations 
are caused by process variation in both jiositive and negativ*' tlirectiuns. 
In references [.ol] and [(j'J], the gain and offset mismatches in the Time-interleaved 
ADC had been analyzed. I he detailed e.xpressions are given in the above two refert'iices 
and will not repeat here. Figure 7.2 illustrates the effects from these two mismatches. It 
is simulated with an 8-channel. 8-bit time-interU'aved ADC converter. .\/ATl.Afi \s used 
to compute theouti)Ut spectrum, l lic simulation considers both gain errors and offsets. 
For offsets, both comparator offsets and reference voltage offsets are considered in the 
simulation. I he gain errors and tlu* offsets between channels are assumed to be ±2.')'"X 
and ±oVi of their nominal values (gain=2 and reference voltage=0.5). respectively. The 
mean values are set to be the nominal values. I he simulation result suggests that the 
error effects can be dominant factor that hinders the ADC operation. 
7.3 Channel Randomization 
To reduce the gain error and offset effects, a method that is based on randomly 
choosing the ADC channels is proposed. Since randomly choosing the channels will 
reduce the correlation between different converted digital outputs, and also the gain 
errors and offsets from different channels will appear in both positive and negative 
directions, the effects caused by the component mismatches tend to be averaged out. 
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Consecjueiilly. retluctioii in distortion level can lie expected. 
To randomly choose A D C  channels, many methods can be used depending on the 
structure of the individual .-IDC's. In this dissertation, randomization is obtained by 
randomly sending the residue signal of each algorithmic ADC converter back to one of 
the ADC channels. Therefore, conversion of one input sample is not based on only one 
channel as the conventional time-interleaved structure does, but rather based on several 
channels that are randomly chosen. 
The proposed structure is shown in Figure 7..J. The R M i ' X  indicates the array 
used for raiulomly sending the residue signals back to the ADC channels. The inputs 
to the RMi'X array are the residue signals from the outputs of the ADC channels and 
the input signal from the S/H. The outputs of the RMi'X are connected to the input 
of the M ADC channels. The array works in a manner that it can randomly coimect 
its input signals to any output ports without joints between different output ports. For 
example, the residue signal from the ith converter can be randomly assigned to one 
io:< 
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n Bit A/D 
ConiroJ Unii 
Figuro Timi'-iiiti 'rlcavecl ADC with Kaiicloiii Rcarraiigoiiu'iit 
of the M  channels during each clock period. The M i  X  at the ontput of the A D C  
converter has to be modified so that it will not select tiie M ADC converter outputs 
in a sequential way but rather the way that corresponds to the actual output sequence 
under the control of the Control I'nit. 
To show the effect of the channel randomization, tin' noise pow«'r due to gain error 
c a n  b e  a n a l y z e d  a s  f o l l o w s .  B y  u s i n g  e q u a t i o n  7 . . } .  t h e  o u t p u t  o f  t h e  a l g o r i t h m i c  A D C  
converter in each channel can be written as [61] : 
I= \f '" ' + 
DAC 
+ ••• + 
I •DAC 
+ 
i; (7.1) 
.-\i .-li • • • .4„_i .4| • • • 
where .1, is the amplifier gain at the /th time interval. A, can be written as = .\ + A,. 
where .4 is the nominal gain and A, is the gain error at the ith time interval. The final 
item of is the inherent quantized error. By neglecting the last term, the above 
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t 'qualion can be rewritten as: 
I  DAC 
v = + 
'  .-1(1+ .l-'A,) 
I ' D A C  
' ri 
\ p A C  
A 
i - P K -  " - I  
~ + ^L_(l - .-r'Ai) + 
1=1 
n - 1  , D A C  r i  , D A C  1 - 1  
1=0 •* i=J • ' J=l 
The first item in equation (7.5) can be recognized as the ideal digital representation 
of li„. The second term is raised due to gain errors. The noise power due to gain 
errors can be expressed as: 
-^( Ai + Aj + A;i)^ + • • • 
= ^Af +-^CJAi Aj + A{ + A.^) + 
^(Af + A.j + A^ + 
2A| Aj + 2Ai A;t + 'iAjA.-]) + • • • 
If channel randomization is used. A, can be assumed to be independent to each 
other. Therefore, the expected value for A.Aj is equals to zero for i  ^  j .  However, 
this is not the case when channel randomization is not used. Therefore, using channel 
randomization, a reduction in the noise power is expected. Furthermore, the amount of 
reduction is influenced by different distributions in A,. 
7.4 Hardware Implementation 
When R M U X  consists of M  input ports and A/ output ports, there are A/! ways 
to select the inputs to the output ports. The hardware required to implement the 
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RMCX will b<' very complicated unless an efricieiit architecture is used. Fuirthermore. 
the allowable time to randomly arranging the channel is also limited by the sampling 
rate, therefore, the random arrangement of channels has to be finished within one clock 
period. In the following, a niatchiny means an arrangement to randoml}' coiniect M 
input signals to M output ports. 
Tt) iniplemetit this matching, a H i n t  network [G3l can b«» used. H t i i f  network is a 
kind of matching network. It can do a one-to-one mapping with disjoint paths so that 
a piitli for each input signal to be randondy coiuiected to any one of the output ports 
will be provided. I he structure of a Bftii network is shown in Figure 7.1. 
inputs 
0 1 1 1 '  
; 1 , 1 1 
1 / 1  \ J 
outputs 
^ 0 
1 
2 
3 
4 
5 
6 
Figure 7.1 One Matching Path with Bene Network 
The building blocks of a Bent network are 2 x 2 switches which are represented by 
rectangles in the figure. Assuming ports A and B are the input ports of a switch and 
port C and D are the output ports of the switch, the 2 x 2 switch can only connect port 
.4 to port C and port 8 to port D or port .4 to port D and port B to port C. The 
connection of the switch is controlled by a 1-bit random data which is assumed to be 
lOG 
generated using a linear feedback shift register. A network having 8 input and 8 output 
ports requires "20 switches. In general, the number of required switches is 
.V log.^ .V - .V/'i (7.()) 
for .V input and .V output ports. 
Fo illustrate the random arrangement of the inputs to the output ports, a particular 
arrangement made by an 8 input and 8 output ports network is shown in Figure 7.1. 
Uy controlling each 2 x 2 switch, the input signals can be rearranged to the output ports 
without joint path as shown in the ligure. .A path from input port to output port (i is 
highlighte<l. It can be checked that this network can prov ide all the pos.sible 8! ways of 
connections. 
It is obvious that there are different ways to implement the switch. .\ possible real­
ization of the 2 X 2 switch is to use transmission gates. It recjuires on*' digital latch for 
storing the connection information and 8 transistors for implementing the I transmission 
gates. If the residue values from the ADC chaimels are the input signals to the Bint 
network, each signal have to propagate through 2logj.V — 1 switches. Therefore, the 
propagation delay may not be short enough for high speed operation. 
To achieve short propagation delay, one possibility is to u.se a crogs-bar switching 
rut work in Figure 7..5. where each cross point will be a switch transferring the analog 
signal from colurmi i to row j. A control code C,j is a.ssumed to be used to turn on 
only one switch in each row. If the control codes can be randomly generated for each 
row such that there are no joints between different ports, channel randomization can be 
achieved. 
The input ports of the cross-bar network are connected to the outputs of conversion 
step A: — I. its output ports are connected to the inputs of conversion step k. To generate 
the control code, the inputs to the Bene network are assumed to be the input port 
addresses, ie. I to A'. .After randomizing the connections made by the 2 x 2 switches, 
the addresses will be transferred to difTerent output ports. For example, the address of 
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Figure 7..j Cross-bar Switching Network 
the iiipiit port i is transferred to tlie output port j. I hen the control code is assigned 
as (',j = 1. Therefore, the ith switch on row j ii\ the cross-bar network will be turned 
on which indicates that the /th output from step Ar -  1 is transfered to the jth input for 
step fc. Because the control code (\j is randomly generated, channel randomization is 
obtained. Since the Bent network can now be implemented digitally using a pipelined 
structure, generation of code for each row can be obtained at very high speed. Therefore, 
channel randomization can be completed within one clock period. 
7.5 Simulation Results 
To demonstrate the proposed method, the same 8-channel. 8-bit time-interleaved 
ADC converter is simulated. In Figure 7.6. the noise is almost evened at the same level 
and the total harmonic distortion is reduced by more than 17 dB. 
Other distributions of gain errors and offsets are also simulated. In all cases, the 
proposed method can provide improvement in the THD by more than ten dBs. It 
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Figure 7.6 The Simulation Result with Randomization 
should be pointed out that no matter what kind of component mismatch «listribution is 
introduced, the harmonic distortion will lie reduced. However. diff<'rent distributions of 
gain errors and offsets will result in different improvement as discussed before. 
Comparing the two simulation results, it can be observed that the noise lloor in Figure 
7.6 is higher than that of Figure 7.2. The reason comes from the fact that randomization 
is used. Since this method doesn't eliminate errors but rather redistributes them, it 
converts deterministic effects into random effects. From the introduction in Chapter -o. 
any errors with random characteristics will result in the increase of noise floor. However 
since many applications have a tight distortion tone (dynamic range) requirement but 
relatively rela.xed requirement on noise floor, this method can be adopted. Compared 
with methods introduced in the literature with high hardware comple.xity. this method 
will dramatically lower the cost. 
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7.6 Summary 
A new inelliod for retluring gain errors and olFsels in time-interleaved ADC is in­
troduced. riie method is ba.sed on randomly choosing the ADC channels inside the 
time-interleaved structure. Hardware implementation for channel randomization is also 
proposed, l liis method is sinuilated based on an 8-channel. 8-bit time-interleaved ADC 
structure. Krom the simulation, it shows that the harmonic distortion caused by the 
amplifiers gain errors and the offsets of comparators untl references is reduced by more 
than 10 (//is. Tiiis improvement can be achieved using a relatively low hardware cost. 
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8 SUMMARY AND CONCLUSIONS 
8.1 Summary 
riu> first part of this dissertation is the deV('lo])in<'nt of an cciualizatioii system for 
disk drive channel. The research on this topic is concentrated on the implementation of a 
high speed equalizer based on a new mixed-signal nuiltiplier structure. By choosing this 
mixed-signal solution, this design avoids the need of high s|)eed ADC in disk drive read 
channel signal processing as well as large digital Mocks. ('ompar«Hl with pure analog 
solution, this design has the flexibility of adjusting coeflicit'iits without compromising 
the performance. Results of the FIH filter test chip show the functionality of the 
proposed mixed-signal nudtiplier at very high speed. In particular, the prototype chip is 
a low power and high speed [•'IR filter that luus achieved good THD performanc*'. The 
chip area is also com|)aci thanks to the mi.xed-signal current mode iniplementatioti. By 
comparing with other published discrete-time /•"//? designs for disk drive read channel 
application, this design provides by far the best power-per-speed perfornumce. 
The .second part of this dissertation presents solutions to reduce the non-ideal pa­
rameter effects in Time-interleaved A DCs. Despite many outstanding features of the 
time-interleaved structure, parameter mismatches between different conversion channels 
have hindered its applications. \  randomization algorithm is proposed to reduce the 
effects come from device parameter mismatches. For the more important and harder to 
solve error come from the timing mismatch, this dissertation proposed a digital interpo­
lation method that can automatically measure the timing error and continuously do the 
calibration. In most cases, this algorithm can eliminate the fixed distortion tones ap-
I l l  
pt'ciring on the output signal spectrum clue to timing mismatch. Furthermore, since this 
method is proposed to be a background operation without affecting the contimious oper­
ation of the analog-to-digital conversion as well as a calibration done in digital domain, 
this algorithm provides an effective way to solve the timing-error effects. 1 hough no 
test chip is implemented for the above two methods, the effectiveness of these methods 
iirth been dtMuuii^lrHU'd tluuiigli theoretical analysis and siumlation results. Especially 
in the timing error calibration, the performance improvement is ([uite significant. 
8.2 Conclusions 
i 'he following list is the conclusions or observations used in this ilis.sertation. It is 
arranged according to the setiuence of chapters. 
Chapter 2: 
• VVheti disk storage becomes increasing!}' compact, the read out signal needs to be 
equalized before decoding so that written symbols can be detected correctly. 
• PR — IV signaling is used in this dissertation since it uses signal response with 
controlled ISI to boost the read out signal for easy detection. 
• Sign-Sign I . M S  algorithm targeting P R —  i \  signaling with three level target value 
is used in designing adaptive equalizer. 
Chapter 3: 
• high level simulation environment is developed for disk drive read channel so that 
it can be used for performance optimization and providing design guidance. 
• Effectively use of mixed-signal design can result in compact design and high speed 
of operation. 
• A discrete time F I R  system is used for equalization. It can provide fast operation 
and small silicon area when compares to a pure digital implementation. 
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• Mixetl-signal multiplier is proposed as the core circuit in the equalizer design. 
• Based on the proposed mixed signal multiplier technique, a programmable F I R  
filter and an adaptive equalizer were designed and implemented. 
• Circuit simulation result complies with high level system sinuilation. 
Chapter 4: 
• Test setup for high speed circuits needs precaution. This includes well designed 
PCB and correctly chosen equipment. 
• The F I R  filter under test can reach .'J60 MHz operation speed while having Jrd 
harmonic less than :{•') dBc. 
• The F I R  filter is fully programmable to form any kind of transfer functions. Good 
correspondence is achieved between theoretical and tested results in the LPF case. 
• riie adaptation blocks are functional. 
Chapter 5; 
• ADC can be classified according to the data path it used. 
• Time-interleaved ADC is an important research topic. 
• Mismatches in tirne-iiiterleaved ADC channels must be compensated. 
Chapter 6: 
• Timing error effect is one of the dominant factors influencing the performance of 
time-interleaved ADC. especially the clock skews between different channels. 
• Methods directly aiming at reducing timing error effects are seldom addressed. 
• digital background timing error measurement technique can be used to estimate 
clock skews for different channels. All processes can be built in digital domain and 
within the main .-IDC circuit. No major change in analog circuit design is required. 
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• Interpolation method can improve ADC performance by correcting the clock skew 
effect with the help from clock skew measurement. This method is also shown to 
be linear without generating inter modulation components on the spectrum. 
t The effectiveness of interpolation method has been shown analytically. M A T  L A B  
simulatiotis agree with the analysis results. 
• The improvement on SFDR is significant which is in the range of 20 to JO dB. 
• The more points u.sed in the interpolation algorithm, the better improvement on 
S F D H .  
• riie improvement o^SFDR is influenced by the sampling ratio. However when the 
points used in interpolation is large enough, such as ;J2 points, input signals that 
are very close to Xyquist  rate can be corrected to have nearly ideal performance. 
• The improvement S F D R  is influenced by finite digital word length. 
• The proposed interpolation algorithm can 1)«' implemented as in F I R  structure. 
Chapter 7: 
• Channel Randomization can reduce device mismatch effects on S F D R  so that the 
dynamic range is increased. 
• Using of Bctic network reduces hardware required in doing channel Randomization. 
3 Contributions 
.\s a final summary, the contributions of this dissertation work are as follow: 
. Exploring a new architecture in mixed-signal design. 
. Searching a solution for a well-known structure from a new point of view. 
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8.4 Future Work 
Fulun' research will he exteiuletl from the conclusions in the two major parts in this 
dissertation. Since the mixed-signal multiplier is proven to be functional, structures 
based on it can be proposed to implement more complicated filter systems. On the 
other hand, the FIR based eciualizer can be developed for the application ol higher order 
partial response system. Still another angle is put on the improvenient of adaptation 
method, which will utilize the multiplier for faster operation and quicker convergence. 
Research on improving time-interleaved ADC will be concentrated on improving the 
efficiency of calibration method. Silicon implementation is also one of the concentrations 
with further analysis of the ADC. 
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APPENDIX A ANALYSIS OF TIMING ERROR EFFECTS 
I I I  this appt'iidix. an analysis is carried oiil lo describe llie timing error elfects. which 
are iUustrated in Figure A.l. Fur a given input signal d-{t). case (a) represents llu' ideal 
sampled values of the input signal .r(/) giv«'n as 
... .f(0). .vcr,). j-Ci'/ 'J ... .f(.\/7;). r(MT, + T,) 
Case (b) represents the non-uniform sampled values given as 
... j '(0 + A/u). -I' l Is + A/1). s('2lJ + A/.>) ... j"( M /,). x( M  f ,  I ,  +  A/1)  
When the digital outputs are combined, all the samjiled values are considered as evenly 
sampled. I'his corn'sponds to ca.se (c) where the samples happen at the evenly spaced 
instants but with errored r<'sults. In above A// represents the timing error of channel 
I due to both clock skew and random jitter. However, for the following derivation. A/; 
will otdy be used for representing the clock skew of channel / for simplicity. 
There are two things that can be noticed from Figure .\.l. First, it can b«' considered 
that the input signal is sampled trti i ly by each channel with a sampling period of 
MTs although there is timing error on each channel when compared between channels. 
Second, channel 0 is used as a reference and the timing errors of other chaimels are 
compared to the sampling instant of channel 0. Hence, channel / can be viewed as 
having an input equal to j-(/ + A//) and sampling this input using a sampling clock with 
period of .V/7'j. The expression for the sampling clock of each channel, .«<((/), can be 
expressed as 
M t ) =  f ;  S { t - k - M T s - n \ )  
i:=—oo 
IIG 
Based on the above expression, the sampled output of channel /. .r,/. is given as: 
• Mt) (A.2) 
The tinal ADC output y(t), can be written as: 
A/-1 
j/(0 = •'•»'(') +'/ 
/=0 
where q is the tiuantizalion error. i/(/) can be further express<'tl as 
X A/ -1 X 
i / ( / )  =  x ( / ) -  Y .  S ( t - k T , ) + Y l  T .  S { l - L \ I T , - l T , ) - ( r , { t ) - x ( t ) )  +  q  (A.-l) 
A:=:—X /=0 /;=—X 
From tiie above etpuvtion, it can be observed that the first term is the same as the output 
from an ideal ADC \ and the second term is the error term due to the timing error in each 
channel. .Assume thai the input signal x(t) has a frequency s|)«'ctrum of .V(^')- 1 hen 
the frequency sp«'ctrum of the sampled input for channel /. .V,/(a.'). can be deterinin<'d 
using the fact that 
= —.V/(w) * (.A.-'j) 
JT 
where is the Fourier transform of j-i(t) and is ('(pial to . Furthermore, 
with 
• ' ' '  — ' ^ - j k U r / M  
the fre(piency spectrum of the ADC output, V,(a,'). can be derived as 
v.(*') = T^TT E t (A.7) 
' /=0 •" 
where the term noiat represents the frequency spectrum of the quantization noise and 
other errors due to random jitter. 
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Figure A. 1 Effects of Timing Error (a) Ideal Sampling (b) 
Non-uniform Sampling (c) Equivalent to uniform Sam­
pling 
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